

The 68000 Hardware and Software

Patrick Jaulent

1950

The 68000

Hardware and Software

Macmillan Computer Science Series

Consulting Editor

Professor F. H. Sumner, University of Manchester

- S. T. Allworth, *Introduction to Real-time Software Design*
Ian O. Angell, *A Practical Introduction to Computer Graphics*
G. M. Birtwistle, *Discrete Event Modelling on Simula*
T. B. Boffey, *Graph Theory in Operations Research*
Richard Bornat, *Understanding and Writing Compilers*
J. K. Buckle, *The ICL 2900 Series*
J. K. Buckle, *Software Configuration Management*
J. C. Cluley, *Interfacing to Microprocessors*
Robert Cole, *Computer Communications*
Derek Coleman, *A Structured Programming Approach to Data**
Andrew J. T. Colin, *Fundamentals of Computer Science*
Andrew J. T. Colin, *Programming and Problem-solving in Algol 68**
S. M. Deen, *Fundamentals of Data Base Systems**
P. M. Dew and K. R. James, *Introduction to Numerical Computation in Pascal*
K. C. E. Gee, *Introduction to Local Area Computer Networks*
J. B. Gosling, *Design of Arithmetic Units for Digital Computers*
David Hopkin and Barbara Moss, *Automata**
Roger Hutty, *Fortran for Students*
Roger Hutty, *Z80 Assembly Language Programming for Students*
Roland N. Ibbett, *The Architecture of High Performance Computers*
Patrick Jaulent, *The 68000 Hardware and Software*
H. Kopetz, *Software Reliability*
E. V. Krishnamurthy, *Introductory Theory of Computer Science*
Graham Lee, *From Hardware to Software: an introduction to computers*
A. M. Lister, *Fundamentals of Operating Systems, third edition**
G. P. McKeown and V. J. Rayward-Smith, *Mathematics for Computing*
Brian Meek, *Fortran, PL/I and the Algols*
Derrick Morris, *An Introduction to System Programming — Based on the PDP11*
Derrick Morris and Roland N. Ibbett, *The MUS Computer System*
C. Queinnec, *LISP*
John Race, *Case Studies in Systems Analysis*
L. E. Scales, *Introduction to Non-Linear Optimization*
Colin J. Theaker and Graham R. Brookes, *A Practical Course on Operating Systems*
M. J. Usher, *Information Theory for Information Technologists*
B. S. Walker, *Understanding Microprocessors*
Peter J. L. Wallis, *Portable Programming*
I. R. Wilson and A. M. Addyman, *A Practical Introduction to Pascal — with BS6192, second edition*

*The titles marked with an asterisk were prepared during the Consulting Editorship of Professor J. S. Rohr, University of Western Australia.

The 68000

Hardware and Software

Patrick Jaulent

Microprocessor System Training Engineer
Microprocess
Puteaux, France

Reference only

Please do not remove from
this laboratory

MICROCOMPUTING LABORATORY C303

M
MACMILLAN

© Editions EYROLLES, Paris 1983

Authorised English Language edition
(with additions and revisions) of
Le Microprocesseur 68000 et sa programmation
by Patrick Jaulent, first published 1983 by
Editions EYROLLES, 61 boulevard Saint-Germain,
75005 Paris

Translated by M. J. Stewart

© English Language edition, Macmillan Publishers Ltd, 1985

All rights reserved. No reproduction, copy or transmission
of this publication may be made without written permission.

No paragraph of this publication may be reproduced, copied
or transmitted save with written permission or in accordance
with the provisions of the Copyright Act 1956 (as amended).

Any person who does any unauthorised act in relation to
this publication may be liable to criminal prosecution and
civil claims for damages.

First published 1985

Published by
Higher and Further Education Division
MACMILLAN PUBLISHERS LTD
Hounds mills, Basingstoke, Hampshire RG21 2XS
and London
Companies and representatives
throughout the world

Printed and bound in Great Britain at
The Camelot Press Ltd, Southampton

British Library Cataloguing in Publication Data
Jaulent, Patrick

The 68000 hardware and software.—(Macmillan
computer science series)
1. Motorola 68000 (Microprocessor)
I. Title
001.64'04 QA76.8.M67

ISBN 0-333-38574-8

A mes parents — René et Antoinette

Contents

Acknowledgements	ix
1 Pin Assignment of the MC 68000 and MC 68010	1
Technical History	1
Pin Assignment of the MC 68000 and the MC 68010	1
Bus Arbitration Control	5
Interrupts	5
System Control	5
6800 Peripheral Commands	7
2 Internal Organisation of the 68000	9
Status Register (SR)	10
Supervisor Mode S = 1	11
User Mode S = 0	13
Data Registers	14
Address Registers (A0-A16)	15
Stack Pointer (SP)	17
3 Bus Operation	18
Introduction	18
Data Transfer	18
Rerun Cycle	27
Bus Allocation Arbitration	29
Halt and Single Step Operation	32
Interaction with Synchronous Circuits (6800 family)	35
4 Exception Procedures	38
Exceptions	38
Technical File	58
5 Addressing Modes of MC 68000, MC 68008 and MC 68010	61
Types of Address	61
Definition	61

6 68000 Instruction Set	82
Details and Programming	82
DBcc Instructions	95
Scc Instruction	101
BSET, BCLR, BCHG, BTST Instructions	104
LSL, LSR, ROL, ROR, ROXL, ROXR, ASL, ASR	
Instructions	110
MULU and MULS Instructions	113
ABCD and SBCD Instructions	115
DIVU and DIVS Instructions	119
CHK Instruction	121
MOVEM Instruction	126
MOVEP Instruction	129
LINK and UNLINK Instructions	133
TAS (test and Set) Instruction	145
7 Programming Exercises	150
1 Exceptions	150
Hardware Used	150
Study of the Listing	150
2 Dynamic Memory Test	162
 Appendix 1 Memory Reference Instructions	183
Appendix 2 Special Memory Reference Instructions	184
Appendix 3 Shift and Rotate Instructions	187
Appendix 4 Program Control Instructions	188
Appendix 5 PAL Devices	191

Acknowledgements

Both the author and the publishers are grateful to Motorola Inc., Chicago, USA and to Monolithic Memories Inc., Santa Clara, USA for permission to reproduce data and diagrams from their publications, through the kind assistance of their United Kingdom offices.

Special thanks are also due to Richard Mitchell for his help in the preparation of the English language edition of this book.

PAL^(R) (Programmable Array Logic) is a registered trade mark of Monolithic Memories Inc.

1 Pin Assignment of the MC 68000 and MC 68010

TECHNICAL HISTORY

The 16-bit MC 68000 microprocessor is the result of the MACSS project (Motorola Advanced Computer System on Silicon), which was begun in 1976 with the objective of developing a monolithic microprocessor whose performance would be based on the two main criteria of simplicity and orthogonality (that is, the internal registers would be general purpose with regard to addressing modes and instructions).

From the software point of view, the aim was to simplify programming by drawing upon the best of the modern programming techniques that enable the use of high-level languages, such as FORTRAN, Pascal, COBOL and Ada.

The package would also need to be able to function in a multiprocessor configuration, while remaining hardware compatible with the 6800 family; this requirement imposed serious constraints at the design stage.

The HMOS technology used for its production was required to reduce by a factor of 2 to 3 the area of an elementary cell, and divide by 4 the associated quality factor (that is, the result of the product of the consumption times the speed), which in turn would give a consumption of 1 picojoule per cell at 8 MHz.

The first samples were offered to industry in 1979 with the majority of these aims having been realised.

PIN ASSIGNMENT OF THE MC 68000 AND THE MC 68010

Data Bus (D0-D15) (Tristate logic)

These 16 bidirectional lines, which are not multiplexed, can transfer two types of data

16-bit word, or

8-bit byte, via the lower line D0-D7, or via the upper line D8-D15.

It was necessary to be able to transfer 8-bit data in order to be hardware compatible with the 6800 family. Note also that on a vectored interrupt the lower line (D0-D7) is used to transfer a vectored number.

Address Bus (A1-A23) (Tristate logic)

The non-multiplexed address bus allows direct addressing of 2^{24} combinations; that is, 16 777 216 bytes or 8 388 608 words. We should note that the 68000 does not have an A0 output address line whose role would be to select an even address ($A_0 = 0$) or an odd address ($A_0 = 1$) for a byte data item.

Such a single line would in fact be insufficient to satisfy the following three combinations

1. Selection of an exclusively even address for a word data item.
2. Selection of an odd address for a byte data item.
3. Selection of an even address for a byte data item.

Upper Data Strobe UDS (Tristate logic)**Lower Data Strobe LDS (Tristate logic)**

These two signals work in conjunction with the Read/Write line (R/W) and control the different lines for word or byte read/write operations. Table 1.1 shows how they work.




Figure 1.1

Table 1.1

A0	R/W	LDS	UDS	Lower line (D0-D7)	Upper line (D8-D15)	Operation	Address
1	0	0	1	En	Dis	Write Byte	Odd
1	1	0	1	En	Dis	Read Byte	Odd
0	0	1	0	Dis	En	Write Byte	Even
0	1	1	0	Dis	En	Read Byte	Even
0	0	0	0	En	En	Write Word	Even
0	1	0	0	En	En	Read Word	Even

Read/Write R/W (Tristate logic)

This signal determines the direction of the transfer on the data bus; that is, a read cycle ($R/W = 1$) or a write cycle ($R/W = 0$).

Note the use of the line over the \bar{W} in R/\bar{W} . Here it indicates that when the voltage is low, the data bus is to be used for a write cycle. This convention is also used for all the other lines.

Address Strobe AS (Tristate logic)

The pulse along this line to the external hardware signals that the address currently present on the address bus is electrically stable.

This signal is for example required by dynamic RAM systems. Some examples are RAS Row Address Strobe, MUX Multiplexors (type 74LS157 or PAL), and CAS Column Address Strobe.

Data Transfer Acknowledge DTACK

When this input line is asserted ($DTACK = 0$) by a memory or peripheral device, the processor is informed that a data transfer is acknowledged.

Recognition of the DTACK signal at low state during a read cycle indicates that the data transmitted on the data bus is latched, or that it has been received during a write cycle. This feature, resulting from the asynchronous operation of the 68000, is of particular value for the synchronisation of slow memory or peripheral devices.

Processor Status : Function Codes FC0, FC1, FC2**(Tristate logic)**

These three fixed output lines are set by the processor at the beginning of a bus cycle and indicate that status of the processor to the external hardware.

In particular, they show whether the processor is operating in supervisor mode ($FC2 = 1$) or in user mode ($FC2 = 0$), whether the information being executed is

"data" type or "program" type, or whether it has acknowledged an interrupt (table 1.2).

Table 1.2

FC2	FC1	FC0	Status	Mode
0	0	0	Reserved	User
0	0	1	Data	User
0	1	0	Program	User
0	1	1	Reserved	User
1	0	0	Reserved	Supervisor
1	0	1	Data	Supervisor
1	1	0	Program	Supervisor
1	1	1	Interrupt	Supervisor

These lines therefore constitute an additional security for the system, while also making it possible to increase the addressing capacity of the 68000 from 16 megabytes to 64 megabytes by using the noted reserved combinations.

The timing diagram shown in figure 1.2 compares the electrical relationships between the AS signals, FC0, FC1, FC2 and the address bus.





Figure 1.2

BUS ARBITRATION CONTROL

The three lines that ensure arbitration of the bus are described below.

Bus Request BR

This input, at low state, informs the processor that an external device requires the bus (for example, the DDMA 68440, DMAC 68450 or SBC 68430).

Bus Grant BG

While authorising the calling circuit to take control of the bus, the 68000 alerts its surrounding circuitry that it will surrender the bus at the end of the current bus cycle.

Bus Grant Acknowledge BGACK

The input confirms to the processor that the calling circuit has taken control of the bus. This line can only be enabled by the caller if the following four conditions are satisfied.

- | | | |
|-----------------|----------|---------------------|
| 1. <u>BG</u> | asserted | (<u>BG</u> = 0) |
| 2. <u>AS</u> | invalid | (<u>AS</u> = 1) |
| 3. <u>DTACK</u> | invalid | (<u>DTACK</u> = 1) |
| 4. BGACK | invalid | (BGACK = 1) |

INTERRUPTS

Interrupt Request : Interrupt Priority Level

IPL2, IPL1, IPL0

The logical state of lines IPL2, IPL1 and IPL0 indicates to the processor the level of the waiting interrupt request. IPL0 represents the LSB and IPL2 the MSB.

Level 7 codes the highest level priority while level 0 indicates that there is no waiting interrupt request.

If the logical state on these lines is greater than the level of the interrupt mask set by the programmer in the status register, the processor accepts the interrupt request.

These lines must remain stable until the processor sets FC0 to FC2 to 1 and the address lines A4-A23 to high.

SYSTEM CONTROL

Bus Error : BERR

This input is controlled by external hardware, for

example by a memory management unit (MMU). It informs the processor that there is a hardware error in course of execution of the bus cycle.

Example

Absence of the DTACK signal during a reading or writing operation in working memory after a time delay fixed by the designer.

Enabling of the BERR input leads either to a sequential rerouting, called a trap, or to a rerun cycle.

Reset : Bidirectional Line

Reset on input : Initialisation of the 68000

When this line, which is set to input at power up, is held for 100 ms at the low state by means of the HALT line, the stack system and the program counter are loaded. This is the initialisation phase of the 68000.

Reset on output

Execution by the processor of the RESET instruction sets the reset line to the low state for 124 clock cycles. Handling this instruction does not affect the internal registers of the processor.

For example, this instruction is used to initialise a system or to program a peripheral circuit (PIA, timer, etc).

HALT : Bidirectional Line

HALT on input

1. Initialisation of the 68000

2. Halting the processor

1. On input the HALT line follows the state of the RESET line (on input) throughout the entire initialisation phase.

2. When the HALT input is asserted, the processor terminates its bus cycle, then sets the three status lines at high impedance before moving to stop.

HALT on output

An example is the display of a double bus error. This follows a double error on the bus (for example, a hardware fault).

If during the initialisation phase (RESET and HALT on input at low state) a hardware or software anomaly occurs, the 68000 takes this to be catastrophic for the remainder of the program. In such a case it places itself at the halt state and alerts the outside world via the HALT output line.

Only an action on the RESET and HALT pins will cause the 68000 to leave the HALT condition.

6800 PERIPHERAL COMMANDS

The three signals defined below allow a dialogue between an asynchronous processor like the MC 68000 and the synchronous peripherals of the 6800 family.

Valid Peripheral Address : VPA

1. When a 6800 family peripheral device wishes to converse with the 68000, the request circuit enables the VPA signal ($VPA = 0$) in order to alert the (asynchronous) processor that it should now transfer data according to the clock E. This is the synchronisation phase.

2. If VPA is at the low state during the interrupt acknowledge phase, the 68000 will identify the interrupt as coming from a 6800 peripheral device. From then on, the processor will move to autovectorisation by distributing a vector number according to the state of lines IPL2 to IPL0 (see chapter 4 on interrupts).

Enable E

This periodic signal, which is generated from a floating clock internal to the 68000, represents the time reference for all exchanges with the synchronous circuits of the 6800 family.

The period of signal E is equal to 10 periods of the signal fed to the input clock of the 68000, and has the form of 6 low states and 4 high states, as shown in figure 1.3.




Figure 1.3

Valid Memory Address : VMA

On receiving the VPA signal ($VPA = 0$) the 68000 synchronises itself before asserting the address sent on the address bus, by setting the VMA output to zero, when the clock E is at the low state (two cycles before E moves to the high state).

The VMA signal is used in the logical equation which ensures selection of the 6800 peripheral circuits (chip select).


Clock : CLK

The 68000 is able to produce the different signals required to allow it to function (for example, the E clock of the 6800 family), beginning from the clock signal fed to the 68000 CLK input.

The TTL compatible signal must be perfectly stable and adhere to the manufacturer's specifications as set out in table 1.3.

Table 1.3

	4 MHz		6 MHz		8 MHz		10 MHz		12.5 MHz		
	68000L4	68000L6	68000L8	68000L10	68000L12						
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Freq	2	4	2	6	2	8	2	10	2	12.5	MHz
Prd	250	500	167	500	125	500	100	500	80	250	ns
pr -ve	115	250	75	250	55	250	45	250	35	125	ns
pr +ve	115	250	75	250	55	250	45	250	35	125	ns



Max transfer time = 10 ns

Figure 1.4

2 Internal Organisation of the 68000

As shown in figure 2.1, the MC 68000 contains the following.

8	32-bit data registers	(D0-D7)
7	32-bit address registers	(A0-A6)
1	32-bit user stack pointer	A7 (or USP)
1	32-bit supervisor stack pointer	A7' (or SSP)
1	16-bit status register	(SR)
1	24-bit program counter	(PC)




Figure 2.1 Programmer's model (68000 and 68008)

STATUS REGISTER (SR)

It is no coincidence that our description of the 68000 programming model begins with a examination of the status register, since it is, as we shall see, the real heart of the microprocessor.

As figure 2.2 shows, the 16 bits of the status register form the user and supervisor bytes.




Figure 2.2

The 68000's method of operation is determined by the logical state of bit S, which fixes the processor in supervisor mode when S = 1 and in user mode when S = 0. The availability of these modes facilitates the setting up of the operating system and makes multitasking and multi-user operation possible. In this case, memory management and logical protection will need to be carried out by a type MC68451 memory management unit (see figure 2.3b), or by an electronic equivalent.




Figure 2.3a Principles of memory organisation (without MMU)




Figure 2.3b Memory organisation with MMU

SUPERVISOR MODE S = 1

Also called the security system, the supervisor mode ($S = 1$) allows the programmer access to all resources, both software and hardware. For example, he can choose from any of the following

1. Use all the 68000 instructions
2. Address the data, program, supervisor and user memory locations
3. Access the complete status register (supervisor and user bytes)
4. If required, select the supervisor stack (SSP) and user stack (USP) pointers (see section 2.4).

The supervisor is a set of programs that allows the user program to be initialised and then chained with other user programs, all without the operator having to take any action.

Figure 2.4 shows the supervisor byte that can only be accessed by the programmer when in supervisor mode.




Figure 2.4

Trace Mode

After each instruction the processor tests internally whether bit T of the status register is enabled ($T = 1$).

When $T = 1$, a program can be traced, instruction by instruction. It is the software equivalent to the single step operation carried out in 8-bit microprocessors. The trace function can be used to debug a program, whether in supervisor or user mode.

Processor Status

S = 1 fixes the processor in supervisor mode
S = 0 fixes the processor in user mode

Interrupt Mask

The 68000 has seven interrupt levels that can be programmed by bits I₂, I₁ and I₀, as shown by the table in figure 2.5.

These three bits fix the interrupt mask, and also the priority level of the interrupt currently being handled.

The table shows interrupt levels and priorities. The columns are Level, I₂, I₁, and I₀. The rows are numbered 0 to 7. An arrow labeled 'Increasing priorities' points down the rows. Annotations indicate:

- Level 7 is the 'Highest priority level (NMI type interrupt)'
- Level 0 is the 'Lowest priority level'
- Level 0 is also 'No priority (no request)'

Level	I ₂	I ₁	I ₀
7	1	1	1
6	1	1	0
5	1	0	1
4	1	0	0
3	0	1	1
2	0	1	0
1	0	0	1
0	0	0	0

Figure 2.5

Priority occurs in the increasing order, so that level 1 represents the lowest priority (level 0 corresponds to no priority) and level 7 the highest, being equivalent to a non-maskable interrupt.

In order to understand how the interrupt is handled, let us assume that the interrupt mask is at level 5 (the logical state of bits I2, I1 and I0 represent the mask).

Any interrupt request less than or equal to the mask (1 to 5 inclusive) is ignored, whereas a higher level request (6 or 7) will be accepted by the processor. Note, though, that level 7 is non-maskable.

USER MODE S = 0

The user mode ($S = 0$) is the lowest priority mode. This means that a program executing in this mode can only access the data and the user program memories.

Those instructions that are able to change the functioning mode of the processor are called privileged.

On executing a privileged instruction the 68000 also causes a trap which is called a privilege violation. It is therefore impossible, except in a manner controlled by the central unit, for a program executing in user mode to be able to change the functioning mode of the processor or address a data or supervisor program area. The latter would still require a memory management unit (MMU) circuit.

Flag Identification

As figure 2.6 shows, only the first five bits of the user byte are of importance for the programmer.




Figure 2.6

These flags, which are found in the majority of 8-bit microprocessors, inform the programmer of the status of the microprocessor after an arithmetical or logical instruction has been carried out.

For example, flag X is required by the processor when carrying out decimal addition and subtraction.

Arithmetic processing

Instruction source	Logical state of flags after instruction execution
MOVE.B #\$FF,D2	N = 1; Z = 0; V = set at 1; C = set at 0
ADDI.B #\$01,D2	N = 0; Z = 1; V = 0; C = 1

Logical processing

The instruction LSL.W #1,D4 causes a logical shift one position to the left.

Figure 2.7 shows the flags requested by the instruction.




Figure 2.7

DATA REGISTERS

Figure 2.8 illustrates how the eight data registers accept operands, whether of 8, 16 or 32 bits.




Figure 2.8

When a data register is used for a process (instruction) as the source or the destination, only the bits specified by the size are involved; the other bits are not affected.

Example

The instruction CLR.B D2 resets bits 0-7 of register D2 without altering bits 8-31, as shown in figure 2.9.




Figure 2.9

The size is specified in the instruction source by the letters B for Byte (8 bits), W for Word (16 bits), and L for Long Word (32 bits).

Example

CLR .B D2 resets bits 0-7 of D2

CLR .W D2 resets bits 0-15 of D2

CLR .L D2 resets bits 0-31 of D2

ADDRESS REGISTERS (A0-A6)

The seven address registers (A0-A6) handle operands of 16 or 32 bits. In fact, they do not accept 8-bit byte type operands.

If an address register An is used as destination, the whole register is affected, even if the size specified by the instruction is a word type.

Example

MOVEA.W # \$8000, A5

Destination register
Hexadecimal operand
16-bit word size
Mnemonic

Since the operand is negative (bit 15 = 1), the 32-bit sign extension sets register A5 to the value \$FFFF8000 as shown in figure 2.10.




Figure 2.10




Figure 2.11 Shows the interface between the 68000 and MAKBUS. The 74LS244/5 devices buffer the 68000 signals, and the PAL10L8 acts as memory management unit (see also Appendix 5). Note that the availability of the MODE signal allows two possible configurations, such as MAKBUS and MAKBUS+. (Copyright Microprocess)

Problem

What is the content of register A5 after the processor has executed the instruction MOVEA.W #\$2A00,A5? Can you explain your answer?

STACK POINTER (SP)

All the rules explained in the previous section apply equally to the stack pointers.

The CPU automatically uses address register A7 as stack pointer (SP) when subprograms are called, such as for exception handling or implicitly for certain instructions (RTS, PEA, or RTD, for example).

The system stack pointer can be one of the following

1. The supervisor stack (SSP) when bit S of the status register has the value 1;

2. The user stack pointer (USP) where S = 0.

By convention, the user stack pointer (USP) is designated A7, while the supervisor stack pointer (SSP) is A7'.

Note that this chapter is equally valid for the 8-bit MC 68008.

3 Bus Operation

INTRODUCTION

What follows is intended to show future designers of applications based on the MC 68000 how its bus functions during such operations as the following

- data transfer
- rerun cycle
- bus allocation arbitration
- halt or single-step operation
- dialogue with synchronous circuits.

DATA TRANSFER

Figure 3.1 illustrates the different command and control signals that are requested during data transfer operations.

1 Read Cycle

During a read cycle the processor receives an item of data from memory or peripheral circuits. The 68000 always reads a byte type data item using an internal bit A0, in order to determine which line the data item should follow.

If $A_0 = 1$ and the LDS signal is asserted, the data item can be read on the lower line D0-D7, to an odd address.

If $A_0 = 0$ and the UDS signal is asserted, the data item can be read on the upper line D8-D15, to an even address.

On the other hand, when the instruction code indicates reading of a word (or a long word), the 68000 processor simultaneously enables LDS and UDS, while $A_0 = 0$, since in this case the specified address can only be even.

The reader is urged to study closely the timings for reading a word, as illustrated in figures 3.2 and 3.3, referring where necessary to table 3.1 for further details.




Figure 3.1 In this circuit the PALL16L8 buffers microprocessor and bus signals. It also provides the control for multiprocessor configurations. (Copyright Micropress)




Figure 3.2 Read bus cycle for a word




Figure 3.3 Slow read bus cycle for a word

Table 3.1 Reading a Word Within the Bus Cycle

State 0 (S0)	Address lines A1-A23, the read/write line (R/W) and the processor status outputs FC0, FC1 and FC2, are all high.
State 1 (S1)	The processor places the address on its bus A1-A23 and reports its electronic status externally, by means of lines FC0-FC2.
State 2 (S2)	Output <u>AS</u> is enabled from the beginning of S2, which allows a decoding circuit to use this signal to latch the <u>address sent</u> on the bus. UDS and LDS are also asserted during S2.
State 3 (S3/4)	Wait for signal DTACK. <ol style="list-style-type: none"> 1. If DTACK arrives during S3, it will be recognised by the processor when S4 is <u>high</u>. 2. If DTACK is not present (for example, on slow read), the processor <u>sets</u> wait states until the arrival of DTACK (see figure 3.3).
State 5 (S5)	Inactive in our example.
State 6 (S6)	The data are recognised and latched in the input register (DBIN) of the processor.
State 7 (S7)	Signals <u>AS</u> , <u>UDS</u> and <u>LDS</u> are <u>disabled</u> causing the signal DTACK to be set high by an external electronic source. During the following state (S0) or, at the end of S7, lines FC0 to FC2, the address bus, the data bus and the R/W line are disabled.

2 Write Cycle

For a write cycle, the MC 68000 processor places the data on the bus, to be sent to an addressable area (memories or peripherals).

In a manner similar to the read operation, the data written by the processor is byte type. We therefore do not need to go into the conditions that lead to its being sent on the lower or upper line. Of course, if the operation code specifies a word or long word data item, the two lines are enabled by means of LDS and UDS signals (with A0 = 0), as shown in table 3.2.

Figure 3.4 shows the timing of a write cycle.

Table 3.2 Writing a Word Within the Bus Cycle

State 0 (S0)	The address bus is high (<u>A1-A23</u>). The read/write line (R/W) is at read (end of previous cycle). The processor status lines (FC0, FC1, FC2) are enabled.
State 1 (S1)	The current address is placed on the bus (A1-A23).
State 2 (S2)	<u>Sampling</u> of the <u>address</u> is asserted (AS = 0), line R/W is positioned at write while the data bus is disabled.
State 3 (S3)	The data is placed on the bus (D0-D15) by the processor.
State 4 (S4)	Outputs <u>UDS</u> and <u>LDS</u> are asserted. The data is latched. The processor recognises <u>DTACK</u> .
State 5 (S5)	Confirmation that the write bus cycle is terminated as DTACK is present (in the opposite case, the processor introduces state waits).
State 6 (S6)	Inactive in our example.
State 7 (S7)	Outputs <u>AS</u> , <u>UDS</u> and <u>LDS</u> are deactivated, bringing <u>about</u> an incrementation of the DTACK signal via an external electronic source.





Figure 3.4 Timing of a write cycle

Figure 3.5a Traditional method of producing **DTACK** signal




Figure 3.5b Producing DTACK signal using PROM and/or PAL technologies

3 Relationship Between DTACK and the Data Bus

If you want a system to function at the maximum permitted speed, using RAM memory locations, the relationships between DTACK and the data bus are important.

We recall that

1. DTACK, when recognised by the processor during a read cycle, indicates that the data is latched and that the bus cycle is terminated.

2. DTACK, when recognised during a write cycle, indicates that the bus cycle is terminated.

Most systems use a timer (counter) to detect a nonexistent addressable area (removed or damaged memory locations). If no DTACK signal has been received when the timer reaches a timeout value, a bus error signal is generated (see next section).




Figure 3.6 The PAL12L10 controls the decoding of the 8 memory packages on the card. It can be reprogrammed to be used with memory packages of a different size. The PAL16L8 controls the memory DTACK signal(s), both on the CPU-M card and external to it. (Copyright Microprocess)




Figure 3.7 Part of figure 3.6. (Copyright Microprocess)

RERUN CYCLE

If during execution of a bus cycle an external circuit activates lines BERR and HALT ($BERR = 0$ and $HALT = 0$), the processor is alerted that the current bus cycle will not be correctly completed or terminated, and that it must initiate the rerun cycle procedure.

Figure 3.8 shows the timing of a rerun cycle whose different stages, set out in the flowchart of figure 3.7, are described below.

1. Inputs BERR and HALT are asserted during a bus cycle.

2. The MC 68000 processor terminates its bus cycle before placing the address and data lines at high.

While the HALT line is held at low by an external circuit, the processor is halted.




Figure 3.8 Timing diagram of rerun cycle
(Courtesy of Motorola)

Rerun Condition

If the aborted bus cycle is not indivisible (TAS instruction : read/modify/write cycle) and, if the BERR line is again positioned at high, a rerun cycle can be envisaged.

3. As soon as the HALT line is disabled by the external circuitry ($HALT = 1$), the 68000 moves to the preceding rerun cycle using the address and data transmitted by their respective buses which have previously been set to high.




Figure 3.9 Rerun cycle




Figure 3.10 Simplified multiprocessor system

Example

In the multiprocessor system shown in figure 3.10, the MC 6809 microprocessor uses RAM when the MC 68000 processor wishes to access it (CS RAM 68000 enabled). While waiting for the memory to be available to the 68000, the former executes n rerun cycles.

BUS ALLOCATION ARBITRATION

1 Bus Request

When an external unit wishes to take control of the bus, whether in a multiprocessor context by means of the BAM 68452 bus arbitration module or for a direct memory access via a DMA controller, it makes its request of the MC 68000 with the enabling signal BR (Bus Request).

The 68000 then confirms that it has received the signal by replying with BG (Bus Grant). The acknowledgement, that is, BG at low, occurs between 1.5 and 3.5 clock periods after the request (BR at low), which will lead us quite naturally to propose several consequences.

2 Agreement to Transfer Bus Control

The transfer of the bus to the requesting circuit only becomes effective if the following four conditions are satisfied: the AS output of the 68000 is high, thus confirming the end of the current bus cycle; the DTACK input is high, indicating that no addressable circuit (peripherals, memories, etc) is communicating with the processor; the BGACK input is high, indicating that the bus is not being controlled by a main bus control circuit; BR remains low.

If these four conditions are fulfilled, at the end of the current bus cycle the 68000 sets the address, data and exchange control lines to the high impedance state, and awaits confirmation of bus control from the requesting circuit (BGACK at low).

3 Recognition of Bus Control by Requesting Circuit

The requesting circuit confirms that it has assumed control of the bus by enabling the BGACK signal, and this remains so for as long as BGACK is at low. It therefore becomes superfluous for the BR output to remain low, and the 68000 accordingly repositions BG at the high impedance state.

4 Methods of Operation

We shall examine three examples of requests that might occur in practice.

Bus request during bus cycle

If the BR input is enabled after AS is at low, the 68000 acknowledges receipt of the bus control request by asserting BG (at low) 1.5 clock periods later. This is the optimum.

If BR is asserted before AS, that is, during S0 or S1 (AS is asserted during S2), the 68000 decides that it has not advanced sufficiently far in its bus cycle to be able to respond as before, namely 1.5 cycles after the request. As a consequence, confirmation that the 68000 has received a bus request (BR at low) will be made 1 clock period after AS has been set at low (see figure 3.11).




Figure 3.11 Timing of various signals when bus request arrives during execution of a bus cycle




Figure 3.12 Timing of various signals when the bus request arrives at the beginning of a bus cycle

Bus request at beginning of bus cycle

If BR is asserted at the end of a bus cycle (S6 or during S6 or S7) and is therefore present at the beginning of the next bus cycle, the 68000 will position BG at low after AS is enabled by the processor (see figure 3.12).

Bus request when not in use

If BR is asserted when the 68000 is not using the bus (that is, when the 68000 is working internally), the processor will confirm receipt of the bus request by setting BG at low 2.5 periods after the request. Also, the bus control will only be effective a further 1 period later, that is, 3.5 periods after BR is set at low (see figure 3.13).




Figure 3.13 Timing of various signals when bus request arrives while bus is inactive

Bus Control Circuits

There are at least three DMA controllers in the 68000 family (to which new circuits are continually being added). These are as follows

SBC 68430 (1 channel) from Philips/Signetics
 DDMAC 68440 (2 channels) from Motorola
 DMA 68450 (4 channels) from Hitachi

Motorola have also produced a bus arbitration module BAM 68452 that is capable of handling eight bus requests via the device bus request lines DBR0 to DBR7, where DBR7 carries the highest priority request and DBR0 the lowest. This system of priority is only invoked if two or more requests arrive at the 68452 simultaneously.

These eight inputs have assigned to them eight device bus grant outputs, DBG0 to DBG7, whose role is to advise the requesting circuit that the request has been received by the 68000 via the BR output of the 68452. Once this has been done, the requesting circuit positions the BGACK line connected to the BAM 68452 and to the 68000 (see figure 3.14).




Figure 3.14 Communication between requesting circuit and processor via bus arbitration circuit

HALT AND SINGLE STEP OPERATION

1 Functions of the Bidirectional HALT Line

1.1 On input _____

Keeping the RESET and HALT lines at low causes a processor RESET (initialisation phase of the 68000) or return to a system function following a double error bus.

If an external circuit activates the HALT line during handling of a bus cycle, the processor terminates its cycle ($AS = 1$ at the end of the cycle) before being stopped on the next bus cycle to be executed. This next cycle places the address and data lines at the high impedance state.

During the entire halt period the control lines UDS, LDS, AS and R/W are inactive while the bus arbitration lines, namely BR, BG and BGACK are available.

The halt or single step mode allows the instruction executing program to be debugged, bus cycle by bus cycle. This function is complementary to the trace mode which authorises the processor to execute the program instruction by instruction.

Once the HALT line (on input) is again at high, two clock periods (T1 and T2) are necessary before the processor can resume the remainder of the program (see figure 3.15).

If an external circuit enables inputs BERR and HALT (BERR and HALT at low), the processor terminates its bus cycle before proceeding, subject to certain conditions (non-indivisible cycle and HALT line reset at high), to the rerun of the preceding cycle.




Figure 3.15 Timing diagram to show processor HALT
(Courtesy of Motorola)

1.2 On output

When the HALT line is asserted on output (HALT at low), the outside world is alerted that the processor is halted, following a hardware or software event. Only an action on the RESET pin will cause it to leave this state.




Figure 3.16 Use of programmable array logic devices for input/output decoding. (Copyright Microprocess)

INTERACTION WITH SYNCHRONOUS CIRCUITS (6800 FAMILY)**Interfacing with 6800 Family****1.1 Review**

Although synchronous, the 6800 family is hardware compatible with the MC 68000, something that was not easily achieved, as the reader may imagine.

The solution adopted by Motorola of providing on the MC 68000 the means for the exchange of important signals with the MC 6800 is probably the most satisfactory.

Three lines from the MC 68000 ensure interfacing with the peripheral circuits of the 6800 family

clock E (Enable)
validation of a peripheral address
(VPA : Valid Peripheral Address)
validation of an addressed position
(VMA : Valid Memory Address).

The clock signal E, which is equal to one-tenth of that fed to the clock input of the MC 68000, has a cyclic relationship of 60/40 (six periods of input clock at low and four clock periods at high). Note that this cyclic relationship for example avoids the need for the 68000 to have to resynchronise itself after each movement of bytes when handling such instructions as MOVEP.W (MOVEP.L). This feature allows two successive VPAs for consecutive E periods.

It quickly occurs to the user that certain 6800 applications may require a clock frequency greater than that available at the output E of the MC 68000 ($E = 1/10$ of the frequency on the CLK input of the MC 68000), such as for example the advanced communications controller circuit, ADLC MC 6854, which in order to effect a high speed data transfer, most usually requires a clock frequency of 2 MHz.

In this case, the user will have to solve the problem by hardware means; for example, by "refabricating" the clock E.

1.2 Exchange Protocol (MC 68000/MC 6800)

We assume that the 6800 peripheral interacts with the 68000 processor by means of the lower line D0-D7, enabled by LDS = 0 (or via the upper line D8-D15, enabled by UDS = 0).

State 0 : S0

line R/W is at read (preceding cycle)
address lines are at high
lines FC0-FC2 show the processor status.

State 1 : S1

address bus is freed from the high impedance state
the processor places the current address on lines A1-A23.

State 2 : S2

the 68000 address strobe \overline{AS} is asserted, indicating that there is a valid address on the bus.

Write
Line R/W
is set to
write ($R/W = 0$)

Read
Output LDS
low, enabling
channel D0-D7
(or UDS for
channel D8-D15)

State 3 : S3

State 3 : S3

The processor presents
the data item on channel D0-D7,
then one half clock cycle
later, asserts LDS
(LDS = 0) confirming
the validity of
the data on D0-D7.
(Alternatively, on D8-D15 by
asserting UDS.)

At this point, the processor waits for the VPA signal at low level, by inserting waits W. In fact, the VPA input informs the MC 68000 that the current address belongs to a 6800 family circuit or to a memory field reserved for the MC 6800. When the 68000 recognises the VPA signal on the low state of E, it is aware that a synchronous peripheral wishes to interact at the E clock rate after synchronisation. The VMA output, which is used for decoding 6800 peripheral circuits (selection or deselection), is asserted by the 68000 ($VMA = 0$), two clock periods before the E signal moves to high.

Write
States 5 and 6
(S5 and S6)
The data item is
latched when clock
E moves from
high to low.

Read
States 5 and 6
(S5 and S6)
The processor
carries out a read
at the high state
of signal E.

State 7 : S7

Output LDS (or UDS) is disabled by the 68000.

Outputs AS and VMA are set high, which authorises the 6800 peripheral circuit to disable VPA(VPA = 1).

Note that DTACK must be enabled at the same time as VPA.




Figure 3.17 "Worst" timing exchange with a synchronous peripheral (6800 family)




Figure 3.18 "Best" timing with a synchronous peripheral (6800 family)

4 Exception Procedures

EXCEPTIONS

1 Overview

The name trap or exception is given to a change in routeing of the program which is generally the result of internal (software) or external (hardware) events.

Each trap or exception has a byte associated with it that represents a vector number which, when multiplied by four, gives the offset of the corresponding vector.

The 68000 microprocessor contains 255 vectors in memory, arranged in an exception table 512 words in length (1024 bytes), from address \$000000 to address \$0003FF. See table 4.1.

Each exception vector is 32 bits long, except for the initialisation vector which is coded in 64 bits.

It should also be noted that all the vectors in the exception table are located in the data supervisor memory area, except for the initialisation vector which resides in the program supervisor memory area, thus providing greater security. Table 4.1 shows how the exception table is organised.

Before embarking on a detailed study of the different types of exception, it is valuable to have a knowledge of the general procedure followed by the processor when handling an exception. This may be summarised as follows

1. A temporary copy of the status register is made in an internal register of the 68000.

2. Bit S ($S = 1$) is asserted, thus placing the processor in supervisor mode. All exceptions will therefore be handled in supervisor mode.

3. Trace bit ($T = 0$) of the status register is disabled.

4. The vector number is obtained.

5. The program counter and the previously copied status register are saved to the supervisor stack. (Additional information is stored in the case of address error or bus error exceptions.)

6. The table is consulted for the start address of the exception program.

We shall see that only exceptions caused by an external event do not more or less exactly follow this procedure.

Table 4.1 Exception Vector Assignment

Vector Nos.	Dec	Addresses Hex	Assignment Space
0	0	000	SP Reset supervisor stack
-	4	004	SP Reset program counter
2	8	008	SD Bus error
3	12	00C	SD Address error
4	16	010	SD Illegal instructions
5	20	014	SD Division by zero
6	24	018	SD CHK instruction
7	28	01C	SD TRAPV instruction
8	32	020	SD Privilege violation
9	36	024	SD Trace
10	40	028	SD Line 1010 emulator
11	44	02C	SD Line 1111 emulator
12	48	030	SD Unassigned, reserved
13	52	034	SD Unassigned, reserved
14	56	038	SD Unassigned, reserved
15	60	03C	SD Uninitialised interrupt vector
16-23	64	04C	SD Unassigned, reserved
-	95	05F	Unassigned, reserved
24	96	060	SD Spurious interrupt
25	100	064	SD Level 1 interrupt autovector
26	104	068	SD Level 2 interrupt autovector
27	108	06C	SD Level 3 interrupt autovector
28	112	070	SD Level 4 interrupt autovector
29	116	074	SD Level 5 interrupt autovector
30	120	078	SD Level 6 interrupt autovector
31	124	07C	SD Level 7 interrupt autovector
32-47	128	080	SD TRAP instruction vectors
	191	0BF	SD TRAP instruction vectors
48-63	192	0C0	SD Unassigned, reserved
	255	0FF	Unassigned, reserved
64-255	256	100	SD User interrupt vectors
	1023	3FF	

Note: SP = Supervisor Program (FC2 = FC1 = 1, FC0 = 0)

SD = Supervisor Data (FC2 = FC0 = 1, FC1 = 0)




Figure 4.1

2 Internal Exceptions

Internal exceptions or traps occur in the following instances

1. when certain instructions are being carried out
2. when there is a programming error
3. when the trace bit of the status register is asserted.

This new concept confirms the software bias of the MC 68000 and the considerable importance that the manufacturer has attached to ensuring the security of the system.

Handling Certain Instructions

a) Division by zero : Vector number 5

Division by zero is a typical example of the trap set by the MC 68000 for the programmer when executing the instructions DIVS and DIVU where the divisor is zero.

When this occurs, the processor generates internally the vector number 5 (corresponding to trap division by zero) which when multiplied by four gives the address of the vector associated with the trap. The address, which is found in the exception table ($5 \times 4 = \$14$), will need to be loaded by the programmer with the start address of the division by zero program.

Of course, in practice it is up to the programmer to write a subroutine, for example to recalculate the divisor more accurately, send an error message or simply halt execution of the program.

b) TRAP CHK : Vector number 6

The CHK instruction allows one to test whether the operand contained in a data register lies between two values. If this is the case, the program continues; if not, the program is rerouted in the exception table to address \$18 ($6 \times 4 = 24 = \18), in order to recover the start address of the exception program CHK.

c) TRAPV : Vector number 7

If the condition $V = 1$ is satisfied on execution of the instruction TRAPV, the program is branched to the associated vector to find the address of the trap exception procedure in the event of overflow.

This "exceptional" instruction is completely tailored to ensure that the 68000 has satisfactorily carried out the division required by the DIVU or DIVS instructions (see chapter 6). In fact, if the processor suspects that overflow will occur, it does not carry out the division but sets V to 1.

d) TRAPs available to the user: Vector numbers 32 to 47

There are 16 TRAP instructions, called TRAP #0, TRAP #1 to TRAP #15, which provide the programmer with the facility to reroute at will a program sequence to a resource systems type of exception procedure (for example, breakpoints).

Program Error

There are three types of exception or trap resulting from a programming error.

a) Address error : Vector number 3

Unfortunately, when the 68000 processor detects an address anomaly (for example, writing a word to an odd address), it is too late to halt execution of the instruction, as the 68010 would. Figure 4.2 shows that the signals UDS and LDS are asserted by the 68000 (not by the 68010), which will execute the procedure before being rerouted to the trap, address error, but after executing the following microprogram

1. copy the status register (SR) in an internal register of the 68000
2. enable the supervisor mode by $S = 1$
3. disable the trace mode by $T = 0$.




Figure 4.2 Timing of an address error

Since the 68000 processor has not been able to execute the current instruction, the contents of the program counter (PC) are incremented by between two and ten bytes in relation to the address of the first word of the instruction, before being saved to the supervisor stack. This particular feature may cause problems for the programmer when it comes to determining in the exception program what the main program return address should be (see figure 6.6).

The following have to be saved

1. the status register previously copied in the internal register of the 68000 - to the supervisor stack.
2. the instruction register containing the op-code of the aborted instruction.
3. the current value of the address transmitted on lines A1 to A23 - also saved to the supervisor stack.

Finally, the manufacturer offers the user a super status word consisting of information that indicates

1. the status of the processor at the moment of the error by means of lines FC0 to FC2;
2. whether the processor was at read or write;
3. whether the processor was handling an exception or not.

Although inadequate, compared with the 26 words stored by the 68010 in the same circumstances, the above information does allow the situation to be analysed quite precisely.

b) Privilege violation : Vector number 8

If the processor tries to execute a supervisor resource in user mode, the program is rerouted to a trap called "privilege violation".

In fact, as we have already noted, all functions are accessible to the programmer in supervisor mode, whereas in user mode the resources capable of modifying the system state are said to be privileged.

This concept of hierarchical levels, which exists already on some minicomputers, provides the system with a degree of security never achieved with 8-bit processors. For example, resource systems are protected in a multi-user configuration, such as the OS9 68K from Microware and Motorola.

The privileged instructions are

STOP	AND.W # data,SR
RESET	EOR.W # data,SR
RTE	OR.W # data,SR
MOVE.W Source,SR	MOVE.L An,USP
	MOVE.L USP,An

c) Illegal instructions : Vector number 4

Unimplemented instructions

code 1010	vector number 10
code 1111	vector number 11

An instruction is said to be invalid if the 4-bit MSB of the instruction word is not recognised by the processor. If such a combination is decoded by the instruction decoder register of the CPU, an invalid instruction trap is produced.

Three op-codes, \$4AFA, \$4AFB and \$4AFC, lead to an illegal procedure. The first two (\$4AFA and \$4AFB) are reserved by Motorola for the system; the third \$4AFC can be used by the programmer to force the 68000 into an illegal instruction trap.

Instructions whose binary combination of bits 15 to 12 corresponds to code \$A(1010) and \$F(1111) are not implemented on the 68000, 68008 and 68010. However, they are assigned an emulation vector which allows the operating system to detect certain program errors or to emulate instructions unimplemented by the manufacturer but developed by the user.

Note that the new 16/32-bit MC 68020 microprocessor recognises the binary combination 1111(F), which allows it to use the MC 68881 floating point co-processor. The MC 68020 has additional instructions (such as MOVE F, MOVE SB, PACK and UNPK), some of which manipulate strings of ASCII characters.

Assertion of Trace Bit (T = 1) : Vector number 9

After executing each instruction the processor tests internally the logical state of the status register

trace bit T. If this is asserted ($T = 1$), the processor obtains the start address of the trace program from the exception table. If on the other hand bit T is negated ($T = 0$), the processor moves on to execute the next instruction (see programming example in chapter 7).


4 External Exceptions

External exceptions can be generated by the following.

1. On start, keeping both the RESET and HALT lines low for 100 ms, this being the initialisation phase: or again low for 10 clock cycles in order to exit the 68000 from the HALT state following a double bus error.

2. A bus error detected by an external device or by a MC 68451 MMU circuit, which asserts the input BERR of the 68000 processor low, following a hardware anomaly during execution of an instruction (protected segment on write).

3. An interrupt request made to the processor by means of lines IPL0, IPL1 and IPL2.



1. Internal start up time.
2. Load 16 high order bits of the supervisor stack pointer.
3. Load 16 low order bits of the supervisor stack pointer with the contents of addresses \$000002 and \$000003.
4. Load 16 high order bits of program counter with the contents of addresses \$000004 and \$000005.
5. Load 16 low order bits of program counter with the contents of addresses \$000006 and \$000007.
6. Fetch first instruction.

Figure 4.3 Sequence of operations on RESET
(Courtesy of Motorola)




Figure 4.4 RESET and HALT circuit.
(Copyright Microprocess)

Initialisation exception or reset : Vector number 0

When requested by an external source, initialisation of the processor is carried out by holding low for 100 ms the bidirectional lines RESET and HALT that are fixed on entry (see figure 4.3).

Initialisation consists of the following sequences

- a) Bit S of the status register is asserted ($S = 1$), thus placing the processor in supervisor mode.
- b) Bit T (trace) of the status register is negated ($T = 0$), disabling the trace function.
- c) The interrupt mask (I2, I1, I0) is set at level 7, that is, $I2 = 1$, $I1 = 1$ and $I0 = 1$.
- d) Since the vector number is generated internally, the processor loads the supervisor stack pointer with the contents of addresses \$000000 and \$0000003 and the program counter with the contents of addresses \$0000004 and \$0000007. We now understand why the initialisation vector is coded in 64 bits. The processor then executes the instructions located at the address initially loaded in the PC.

If an anomaly occurs during recovery of the initialisation (reset) vector, the processor reacts as though there is a catastrophic error, called a double bus error, by placing itself at the halt state, so inhibiting all program execution.

Control of the system can only be regained by action on the RESET and HALT line lasting 10 clock cycles.

Bus error : Vector number 2

A bus error may occur for example when the processor tries to access a nonexistent or protected work area, such as missing or faulty peripheral devices or protected RAM memories.

When an external electronic circuit recognises a bus error, it pulls the BERR line low, thus alerting the processor that there is/ a hardware anomaly during execution of the instruction. The timing diagram of figure 4.5 shows the different stages that lead the 68000 to handle the bus error exception. As in the case of the address error exception, this operation is preceded by saving on the supervisor stack any information that may help the user to identify the hardware error. Figures 4.6 and 4.7 show how the bus error is handled by the processor and how the information is stored in the supervisor stack.

If an anomaly occurs during handling of the bus error exception, the processor goes to halt, which stops the exception handling. This is known as a double bus error.

Once again, system control can only be regained by action on the reset and halt lines.




Figure 4.5 Timing of a bus error
(Courtesy of Motorola)




Figure 4.6 Bus error handling




Figure 4.7 Information saved to the supervisor stack when a bus error or an address error occurs

Definition of Status Super Word

Function code : logical status of lines FC2, FC1, FC0
(see figure 1.2)

I/N : 0 instruction in course of execution
: 1 exception in course of execution
(this was not an instruction)

$\overline{R/W}$: 0 the processor was at write
: 1 the processor was at read

Interrupts

The 68000 microprocessor possesses 192 usable vectors for peripherals that can provide a vector number (for example, MFP 68901, PI/T 68230, etc) and 7 autovectors allocated to 6800 family circuits (ACIA 6850, Timer 6840 and PIA 6821) that do not generate a vector number.

Seven levels of priority, fixed by the programming of the interrupt mask (see status register), can be assigned to these 199 vectors, as shown in the following table.

Level	I2	I1	I0	
7	1	1	1	Highest priority
6	1	1	0	
5	1	0	1	
4	1	0	0	
3	0	1	1	
2	0	1	0	
1	0	0	1	Lowest priority
0	0	0	0	No priority (no interrupt request)

The levels of interrupt are numbered 1 to 7 (level 0 indicating that there is no interrupt request), with level 1 being the lowest priority and level 7 the highest.

Interrupt recognition

When an interrupt request reaches the processor, it is first made to wait, before being interpreted by the processor at the end of the instruction cycle. (See figure 4.7 for timing diagram.)

If the interrupt level present on lines IPL0, IPL1 and IPL2 is less than or equal to the interrupt mask, the processor executes the next instruction and ignores the request. However, if the request level is greater than that of the mask, the processor proceeds to the interrupt recognition described below. Note that level 7 priority is a special case; it cannot be inhibited by the interrupt mask. Level 7 interrupt thus provides a non-maskable interrupt capability.

1. The contents of the status register (SR) are copied into an internal (non-programmable) register of the 68000.

2. Bit S of the status register is asserted ($S = 1$), thus placing the 68000 in supervisor mode.

3. Bit T of the SR is negated ($T = 0$), disabling the trace function.

4. The interrupt level present on lines IPL0 to IPL2 is recopied into the status register. Because of this, the processor will only be able to be interrupted by an interrupt level greater than the one currently being handled.

5. Address lines A1 to A3 reflect the status of lines IPL0 to IPL2, so that an external decoding logic can determine which interrupt request is currently being recognised.

The remaining lines of the address bus (A4-A23) and the outputs FC0, FC1 and FC2 are set to 1.




Figure 4.8 Interrupt from 68000 peripherals
(Courtesy of Motorola)

Problem

Does the interrupt recognised by the processor come from a 6800 peripheral (figure 4.8) or from a 68000 peripheral (figure 4.9)?




Figure 4.9

6a. 6800 peripheral

The VPA line (valid peripheral address) at low alerts the 68000 processor that a 6800 peripheral (PIA, ACIA) requires its attention and that, in order to work with it, it must synchronise itself with the clock




Figure 4.10 Autovectorisation using programmable array logic

(Courtesy of Monolithic Memories)




Figure 4.11 Timing of interrupts from 6800 peripherals

(Courtesy of Motorola)

signal E, which is equivalent to the 02 of the 6800. On enabling VMA (valid memory address), the 68000 addresses the peripheral and indicates that it is ready to interact in synchronisation with clock E (the 68000 is synchronised).

6800 peripherals do not generate vector numbers. The




Figure 4.12

68000 therefore uses the autovectorisation procedure that allows it to access the 7 autovectors of the exception table (numbers 25_{10} to 31).

The vector number is determined from the priority level established by lines IPL₂ to IPL₀, remembering that these lines are enabled at low state.

Example

Interrupt mask: $I_2 = 1; I_1 = 0; I_0 = 1$
 Interrupt request: $IPL_2 = 1; IPL_1 = 1; IPL_0 = 0$

The 68000 "internally" supplies the vector number 30 that corresponds to level 6 (vector address = $30_{10} \times 4 = 120_{10} = \78).

6b. 68000 peripheral

When the decoding logic recognises the interrupting circuit, it places a vector number on lines D₀-D₇ of the data bus ($LDS = UDS = 0$) and sends the DTACK signal to confirm the transfer of a data item.

When the 68000 recognises DTACK ($DTACK = 0$) during a read cycle ($R/W = 1$), the data are latched and the read bus cycle is terminated, changing UDS and LDS to high, and disabling DTACK.

**Interrupt Controller Logic Diagram
External Vector Generation**





Figure 3



- 1 CLOCK PERIOD (80 ns)
- 2 CLOCK LOW TO ADDRESS (55 ns)
- 3 CLOCK HIGH TO ADDRESS Hi-Z (60 ns)
- 4 CLOCK HIGH TO $\bar{A}S$ LOW (55 ns)
- 5 CLOCK LOW TO $\bar{A}S$ HIGH (50 ns)
- 6 CLOCK HIGH TO $\bar{D}S$ LOW (55 ns)
- 7 CLOCK LOW TO $\bar{D}S$ HIGH (50 ns)

- 8 CLOCK HIGH TO R/W HIGH (60 ns)
- 9 CLOCK HIGH TO R/W LOW (60 ns)
- 10 CLOCK HIGH TO FC VALID (55 ns)
- 11 CLOCK HIGH TO DATA Hi-Z (60 ns)
- 12 $\bar{A}S$ HIGH TO DTACK HIGH (70 ns)
- 13 PAL's CLOCK TO OUT (25 ns)
- 14 MINIMUM SETUP TIME (20 ns)

- 15 DATA VALID TO $\bar{D}S$ LOW (15 ns)
- 16 CLOCK HIGH TO $\bar{D}S$, DS LOW (55 ns)
- 17 PAL's INPUT TO Hi-Z (25 ns)
- 18 PAL's INPUT TO Hi-Z (25 ns)
- 19 PAL's INPUT TO Hi-Z (25 ns)

Figure 4.13 Interrupt vectorisation using programmable array logic (Courtesy of Monolithic Memories)

Example

Suppose that the peripheral circuit PI/T 68230 (see section 4.2) positions the vector number 64 in base 10 (equivalent to 40 in base 16). Figure 4.11 shows that the address pointed to, equal to \$40 x 4 = \$100, is indeed the vector corresponding to the number 64_{10} .

Problem

What happens if during interrupt recognition no peripheral (whether 6800 or 68000) replies by maintaining at low the signals VPA (for the 6800 family) and DTACK (for the 68000)?

Answer

The explanations given so far would lead one to assume that the BERR line (bus error exception) would terminate the acquisition of the vector number. Now, the program is rerouted by the 68000 towards the spurious interrupt vector number 24_{10} .

7. Saving the program counter to the supervisor stack.

8. Saving the status register, previously copied in an internal 68000 register, to the supervisor stack.

9. Retrieval of the begin address of the interrupt program in the specified vector.

10. Execution of the interrupt program which, like every exception program, will have to terminate with the instruction RTE (Return from Exception).

Uninitialised Interrupt Vectors : Vector number 15_{10}

Some 68000 peripherals have both vectored and autovectored interrupts; an example is the PI/T MC 68230 circuit (see section 4.2).

This circuit has two interrupt vector registers; one is assigned to the ports (PIVR) and the other to the timer (TIVR).

On interrupt vectorisation, the vector number placed on lines D0-D7 by the PI/T 68230 is the operand previously loaded into these registers by the programmer.

Example

Suppose that the PI/T 68230 circuit generates a vectored interrupt after time out (that is, at the timer level), and that the timer interrupt vector register (TIVR) has not been initialised. In this case, and in common with most of the 68000 peripherals that have interrupt vector registers, the MC 68230 peripheral dispatches the uninitialised interrupt vector or vector number 15_{10} (\$OF).

In fact, this number is automatically loaded into the interrupt vector registers (PIVR and TIVR) when there is a reset on the peripheral circuit. As a result, it is possible to recover in a uniform way from a programming error (by having the same number for all circuits).




Figure 4.14 Shows interrupt priority control and bus arbitration in a multiprocessor environment. (Copyright Microprocess)

5 Recognition and Exception Priority

Overview

Exceptions are classified by groups according to the following two criteria (see table 4.2).

1. Recognition of the exception by the 68000 processor.

2. The consequential effects of the exception on the program or the system.

Thus a bus error type of exception recognised during a clock cycle (1) with consequences that we know, is not of the same importance for the system as a division by zero type of exception recognised during an instruction cycle (3). This concept inevitably leads one to think in terms of group priority and of hierarchy within the group.




Figure 4.15 Interrupt device interface. The PAL16R4 allows priority encoding on 7 input signals I1 to I7 (I1 highest, I7 lowest). The PAL16L8 decodes lines FC0, FC1, FC2 and A0, A1, A2 so that vectors can be generated in phase with the interrupt acknowledgement. (Copyright Micropress)

Group 0

Group 0 consists of three exceptions - initialisation, bus error and address error - which are recognised by the 68000 at the end of a clock cycle. These occupy the position of highest priority group. In addition, if during the handling of an address error exception the BERR (bus error) line is set to low, the processor abandons handling the address error exception in order to execute the bus error exception. Thus, even at the heart of group 0 a hierarchy of exceptions is established. As a result, the initialisation exception

possesses the highest priority, while the lowest priority is assigned to the address error exception.

Table 4.2 Priorities and Exception Groups

Group	Group	Exceptions	Hierarchy	Recognition
	0	Reset Bus error Address error		End of clock cycle
	1	Trace interrupts Illegal instructions Privilege violation		End of instruction cycle
	2	TRAP # 0 to TRAP # 15 TRAPV CHK DIVU, DIVS (if zero div.)		During an instruction cycle

↑ Increasing priority

↓ No priority

Group 1

Of lesser priority than group 0, the exceptions that make up group 1 include those recognised at the end of an instruction cycle (3), like tracing and interrupts, together with those recognised at the end of a bus cycle (2), namely illegal instructions and privilege violations.

The different nature of the exceptions that go to make up group 1 explains the natural hierarchy between them, as can be seen from the following.

Tracing → Highest priority
 Interrupts
 Illegal instructions

(including invalid instructions - not implemented - as well as codes \$4AFA, \$4AFB and \$4AFC)

Privilege violation → Lowest priority

Group 2

Group 2 has the lowest group priority. It consists of instructions that eventually lead to a trap (exception) like CHK and TRAPV.

Given that a single instruction cannot be executed at once, and that recognition takes place during an instruction cycle (3), no hierarchy is established between the instructions of group 2. Table 4.2 summarises the three groups.

Definitions

(1) Clock cycle

Clock period fed to the CLK input of the MC 68000.
 $(T = 125 \text{ ns for a frequency of } 8 \text{ MHz and } 100 \text{ ns for a frequency of } 10 \text{ MHz.})$

(2) Bus cycle

Time sequence required to complete the following cycles

byte read or write
 word read or write
 read, modify or write (TAS instruction)

(3) Instruction cycle

Time sequence necessary to execute a 68000 instruction.

Exception	Periods
Address error	50 (4/7)
Bus error	50 (4/7)
Interrupt	44 (5/3)*
Illegal instructions	34 (4/3)
Privileged instructions	34 (4/3)
Trace	34 (4/3)

*It is accepted that the interrupt recognition cycle lasts four external clock periods. The numbers in brackets after the period numbers are the numbers of read and write bus cycles used in order to execute the exception.

Example

Bus error 50 periods made up
 of 4 read bus
 cycles and 7 write
 bus cycles.

TECHNICAL FILE

Parallel Interface/Timer MC 68230

The PI/T MC 68230 peripheral circuit is constructed using HMOS technology and comes in a 48-pin plastic or ceramic package. It is compatible with the MC 68000, MC 6809E and MC 6809.

A Motorola design, this circuit allows one to expand considerably on both the hardware (number of circuits, PIA, timer) and the software of applications as varied as interfacing parallel printers, time measurement, burglar alarms, and so on.

Its asynchronous data bus D0-D7 allows it to operate at speeds (clock frequencies) greater or less than its own, using bus master circuits such as the MC 68450 direct memory access controller.




Figure 4.16 MC 68230 pin assignment

Pin Assignment

The MC 68230 has an asynchronous data bus (D0-D7), a read/write line (R/W) and a transfer recognition output (DTACK). There are five register selection lines (RS1-RS5) and one circuit selection line (CS). There are two concatenable ports (PA0-PA7 and PB0-PB7), a dual function port (PC0-PC7) consisting of the timer, input, output and interrupt lines (TIN, TOUT and TIACK) and the port interrupt lines (PIACK and PIRQ). Finally, there is the direct memory access (DMAREQ) and initialisation (RESET) line.

The PI/T MC 68230 has three 8-bit ports (A,B,C), four handshake lines (H1-H4), a 24-bit timer and vectored or autovectored interrupts. Note that the port functions are independent of the timer functions.

The 25 registers that are programmable by the data bus fix four operation modes at the port level.

- 8-bit unidirectional operation
- 16-bit unidirectional operation (ports A, PA0-PA7, and B, PB0-PB7, can be concatenated to make a 16-bit port)
- 8-bit bidirectional operation
- 16-bit bidirectional operation

Each port a has double buffer, consisting of two 8-bit static latches which, for example, allow the

throughput to be increased for applications such as the output of characters to a printer.

The direction of the port lines is fixed a) by program in unidirectional mode (8 and 16), and b) by pin H1 in bidirectional mode (8 and 16).

Some of the lines of port C (PC2 to PC7) can be individually programmed to fulfil the following roles

Timer	input timer (PC2/TIN) output timer (PC3/TOUT) <u>interrupt</u> recognition timer (PC7/TIACK)
Ports	autovectored interrupt request (PC5/PIRQ) port <u>interrupt</u> recognition (PC6/PIACK) <u>direct memory acces</u> request (PC4/DMAREQ)

The PI/T 68230 timer, depending on how its control register is programmed, allows a) interrupts to be generated periodically, b) an interrupt to be generated after a programmable delay, c) time elapsed to be measured, and so on. To achieve this it has three 8-bit counter registers, each also assigned to three 8-bit preloading registers.

The timer uses as its time reference the PI/T clock or an external clock fed to the timer input (TIN) with the possibility of dividing the latter by 32 (five prescale bits).

**Table 4.3 68000/68008/68010/68020 Peripherals
(Motorola, Mostek, Philips, Signetics, Hitachi, Rockwell)**

IPC	68120/1	DPLL	68459
BIM	68153	MPCC-2	68561
VME	68172	DUSCC	68562
VMS	68173	SIO	68564
VME	68174	LANCE	68590
PI/T	68230	MPCC	68652
DDMA	68440	PGC1	68653
DMAC	68450	EPC1	68661
MMU	68451	DUART	68681
BAM	68452	FPCP	68881
IMDC	68454	MFP	68901

5 Addressing Modes of MC 68000, MC 68008 and MC 68010

TYPES OF ADDRESS

The 68000 has 14 addressing modes grouped into the following six categories.

- Address Register Direct
- Address Register Indirect
- Absolute Address
- Immediate Address
- Relative Program Counter Address
- Implicit Address

DEFINITION

Addressing mode is the name given to the different ways that an instruction can access an address in order to carry out an operation on it.


1 Address Register Direct


The direct addressing mode comprises two types

- direct data register address : EA = D_n
(EA = Effective Address)
- direct address register address : EA = A_n

Data Register Direct Address : EA = D_n

Example 5.1





Role of the instruction

The instruction `MOVE.W D0,$1FFE` (or `MOVE D0,$1FFE`) gives the order to the processor to transfer the 16 low order bits of the data register D0 to the destination location \$1FFE (and \$1FFF).

Details

The size specified by the instruction can be


8-bit byte	<code>(MOVE.B D0,\$1FFE)</code>
16-bit word	<code>(MOVE.W D0,\$1FFE)</code>
32-bit long word	<code>(MOVE.L D0,\$1FFE)</code>

If however the size is a word or a long word, the destination address can only be even. Only a byte size allows the programmer to choose an even or an odd address.

Address Register Direct Address : EA = An

- a) The source is specified by the address register Example 5.2

`MOVE.W A2,$4000`



Role of the instruction

The instruction `MOVE.W A2,$4000` directs the CPU to transfer the LSB word of the address register A2 (bits 0 to 15) to the destination location \$4000.

Details


The size specified by the instruction can be

8-bit byte	(<code>MOVE.B A2,\$4000</code>)
16-bit word	(<code>MOVE.W A2,\$4000</code>)
32-bit long word	(<code>MOVE.L A2,\$4000</code>)

The removal of the contents of an address register does not affect the condition code register (CCR).

- b) The address register specifies the destination

Example 5.3



Role of the instruction

The instruction `MOVEA.W $5000,A2` (or `MOVEA $5000,A2`) transfers the contents of the source address \$5000 to the destination location, that is, address register A2.

Details

The size specified by the instruction can be word or long word.

When a register An is used as destination, the transfer of an operand to it leads systematically to a 32-bit sign extension.

Demonstration

```

* *
MOVE.W $5000,A2
> 2000 0022-3478 0A08-5000 0120-4E71 } loading of program
> 2000 3478- 5000- 4E71-
* *
* * BEFORE EXECUTION:
* * =====
> :R PC= 000400 # 0800 S=0 S 000 C= . .... SP= 00000600
    D0= 00000000 D1= 00000000 D2= 00000000 D3= 00000000
    D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
    A0= 00000000 A1= 00000000 A2= 00000000 A3= 00000000
    A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> 5000 0000-4000 storing data at address $5000
> 5000 4000-
> .A2 = 00000000 -FFFFFFF
> :R PC= 000400 # 0800 S=0 S 000 C= . .... SP= 00000600
    D0= 00000000 D1= 00000000 D2= 00000000 D3= 00000000
    D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
    A0= 00000000 A1= 00000000 A2= FFFFFFFF A3= 00000000
    A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> 2000;T >1
* TRAC PC= 002004 # 4E71 S=0 S 000 C= . .... SP= 00000600
    D0= 00000000 D1= 00000000 D2= 00000000 D3= 00000000
    D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
    A0= 00000000 A1= 00000000 A2= 00004000 A3= 00000000
    A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

* *
* * AFTER EXECUTION:
* * =====
> *
> 5000 4000-8000 } storing data at address $5000
> 5000 8000- } contents of A2 before program execution
> *
> * BEFORE EXECUTION:
* * =====
> *
> 2000;T >1
* TRAC PC= 002004 # 4E71 S=0 S 000 C= . .... SP= 00000600
    D0= 00000000 D1= 00000000 D2= 00000000 D3= 00000000
    D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
    A0= 00000000 A1= 00000000 A2= FFFF8000 A3= 00000000
    A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

* *
* * AFTER EXECUTION:
* * =====
> *

```

2 Address Register Indirect


There are six types of indirect address mode, as set out below.

- Address Register Indirect
- Address Register Indirect with Postincrement
- Address Register Indirect with Predecrement
- Address Register Indirect with Displacement
- Address Register Indirect with Displacement and Short Index
- Address Register Indirect with Displacement and Long Index

Address Register Indirect

$$EA = (A_1)$$

Example 5.4



Role of the instruction

The instruction `MOVE (A1), D1` or `MOVE.W (A1), D1` informs the CPU that the operand to be transferred to the destination register `D1` is located at the address pointed to by the source register `A1`.


Details

The size specified by the instruction can be byte, word or long word. However, if the size is word or long word, the address register indirect must point to an exclusively even address. If this rule is not respected, an exception rerouting called an illegal address will occur.

Generally speaking, these details will apply whatever the type of indirect address.

Address Register Indirect with Postincrement
EA = (An)+

Example 5.5



Role of the instruction

The instruction `MOVE.W (A5)+,$5000` (or `MOVE (A5)+,$5000`) transfers the contents of the address register A5 to the destination location \$5000. Address register A5 is then incremented by two.


Details


The address register used as indirection must without fail point to an even address, when the size specified by the instruction is word or long word. On the other hand, if the size is byte, the address pointed to can be even or odd.

When requested with postincrement, the content of the address register is incremented by one, two or four, depending on whether the size specified is byte, word or long word. If the address register is the stack pointer and the size is byte, the increment of the stack pointer is two and not one.

Address Register Indirect with Predecrement
EA = -(An)

Example 5.6





Role of the instruction

Once the effective address is obtained, and after the address register A5 is decremented by two, the contents of the address pointed to by A5 is transferred to the destination location.

Details


The size specified by the instruction can be byte, word or long word. If the address register used as indirection is the stack pointer, and if the size is byte, the register An is always decremented by two in order to keep the size to word.

Address Register Indirect with Displacement

$$EA = (An) + d16$$


Example 5.7

MOVE.L \$5000(A1),D5



Role of the instruction

The instruction MOVE.L \$5000(A1),D5 loads the 32 bits of destination register D5 with the contents of the effective address, whose value is equal to the sum of the contents of address register A1 and the signed 16-bit displacement \$5000.



Calculation of effective address (EA)

Al → 0000 2000
 +
 16-bit signed → 0000 5000
 displacement
 with 32-bit
 extension

 0000 7000

Details

For a word or long word operation, the effective address must be even. However, for a byte size the effective address can be even or odd.

Address Register Indirect with 8-bit Signed Displacement and Short Index

$$EA = (An) + (Xi \cdot W) + d8$$

Example 5.8

MOVE.W \$08 (A2,D3.W), D0

Inst:

8-bit signed
displacement


Register An

Register Xi

Index size

Destination

MP 68000



```

* * INSTRUCTION: MOVE.W $08(A2,D3.W),D0 :OP CODE :$3032 3008
* =====
* *
> 2000 3478-3032 5000-3008 4E71-- } loading of program
> 2000 3032-- 3008-- 4E71-- } 
* *
* * BEFORE EXECUTION:
* * =====
> tR PC= 002004 # 4E71 S=0 S 000 C= .... SP= 00000600
  [D0= 00000000] D1= 00000000 D2= 00000000 [D3= 00000000]
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 [A2= FFFF8000] A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

* *
> .D3 = 00000000 -3000 ← contents of D3
> .A2 = FFFF8000 -1000 ← contents of A2
* *
> tR PC= 002004 # 4E71 S=0 S 000 C= .... SP= 00000600
  [D0= 00000000] D1= 00000000 D2= 00000000 [D3= 00003000]
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 [A2= 00001000] A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

* *
> 4008 002A-ABCD ← contents of source address
* *
> 2000:T >1
* TRAC PC= 002004 # 4E71 S=0 S 000 C= .N... SP= 00000600
  [D0= C900ABCD] D1= 00000000 D2= 00000000 D3= 00003000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00001000 A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600
  Destination
* *
* *
* * AFTER EXECUTION:
* * =====
* *

```

Role of the instruction

The instruction MOVE.W \$08(A2,D3),D0 instructs the processor to transfer the contents of the effective address (source) to the destination register D0.

Calculation of effective address

$$EA = (An) + (Xi.W) + \text{8-bit sign-extended displacement}$$

where

An represents an address register

Xi determines the index register which can be a data register or an address register

Xi.W means that when the size if the index register is word, there is 32-bit signed extension when EA is calculated.

The source effective address is therefore

Address register	(An)	1000
	+	
Index register with extension	$(Xi.W)$	0000 3000
	+	
8-bit sign-extended displacement	$(d8)$	0000 0008
		EA
		0000 4008


Details


See address register indirect with displacement.

Address Register Indirect with 8-bit Signed Displacement and Long Index

$$EA = (An) + (Xi.L) + d8$$

Example 5.9





```

> *
> * INSTRUCTION: MOVE.W #08(A2,D3.L),D0
> * =====
> *
> 2000 04A0-3032 0A08-3808 0120-4E71 } loading of program
> 2000 3032- 3808- 4E71-- } loading of program
> *
> * BEFORE EXECUTION
> * =====
> *
> IR PC= 000400 # 4800 S=0 S 000 C= ..... SP= 00000600
  [D0= 00000000] D1= 00000000 D2= 00000000 [D3= 00000000]
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 [A2= 00000000] A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> *
> .D3 = 00000000 -1D000 ← loading of D3
> .A2 = 00000000 -02000 ← loading of A2
> *
> 1F008 6100- contents of source address
> IR PC= 000400 # 4800 S=0 S 000 C= ..... SP= 00000600
  [D0= 00000000] D1= 00000000 D2= 00000000 [D3= 0001D000]
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 [A2= 00002000] A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> 2000:T >1
* TRAC PC= 002004 # 4E71 S=0 S 000 C= ..... SP= 00000600
  [D0= 00006100] D1= 00000000 D2= 00000000 D3= 0001D000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00002000 A3= 00000000
  A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> * the contents of D0.W have been loaded with the contents of addresses
> * $1F008 and $1F009
> * AFTER EXECUTION
> * =====
> *

```

Role of the instruction

The instruction MOVE.W \$08(A2,D3.L),D0 instructs the CPU to transfer the contents of the effective address (source) to the destination register D0.

Calculation of effective address

$EA = (An) + (Xi.L) + 8\text{-bit sign-extended displacement}$
which gives

$$\begin{array}{r}
 \text{Address register} \quad (An) \quad \text{xxxx} \ 2000 \\
 + \\
 \text{Index register} \quad (Xi.L) \quad 0001 \ D000 \\
 + \\
 \text{8-bit sign-extended} \quad \quad \quad 0000 \ 0008 \\
 \text{displacement} \\
 \hline
 \text{EA} = \quad \quad \quad 0001 \ F008
 \end{array}$$

Note that this addressing mode is equivalent to the record type in Pascal, since it allows addressing by base limit.

Absolute Address

There are two types of absolute address

absolute short address : EA = 16-bit address
 absolute long address : EA = 24-bit address


Absolute Short Address: EA = 16-bit address

Example 5.10

MOVE.W \$2000,\$5000

or

MOVE \$2000,\$5000



Role of the instruction

The instruction `MOVE.W $2000,$5000` tells the CPU to transfer the contents of the source address (\$2000 and \$2001) to the destination address (\$5000 and \$5001).

This instruction is especially interesting since it allows a movement from memory to memory without passing through a working register of the control unit.


Details

The size specified by the instruction can be

- 8-bit byte with EA = even or odd
- 16-bit word with EA = exclusively even
- 32-bit long word with EA = exclusively even

Absolute Long Address : EA = 24-bit address

Example 5.11



Role of the instruction

The instruction NOT.B \$0F4001 carries out a one's complement on the contents of the effective address \$0F4001.

This type of address allows access to a memory position beyond 64K.

Details

The size specified by the instruction must be

- byte for an even or odd effective address
- word for an even effective address
- long word for an even effective address.

4 Immediate Address

The immediate address mode allows an operand (data item), whether 8, 16 or 32 bits, to be sent to one of the following

data register
address register
memory location


Immediate Address with Address Register Destination

Example 5.12

`MOVEA.W #$2000,A5`

or

`MOVEA #2000,A5`





The above instruction loads address register A5 with the immediate value #\$2000.

Details

1. There is always a 32-bit extension when the destination is an address register (for a 16-bit source or data item).
2. The size specified by the instruction can only be word or long word. Byte is forbidden.

Example 5.13


1. `MOVE #$8000,A5`



2. MOVE.B #\$80,A5 This is forbidden.

Immediate Address with Data Register Destination

Example 5.14



The instruction MOVE #\$6A,D2 loads data register D2 with operand #\$6A. (Note that the # indicates the mode.)

Details

1. The size specified by the instruction can be

Byte	MOVE.B #\$80,D2
Word	MOVE #\$8000,D2
Long word	MOVE.L #\$FFFFFF, D2


2. There is no bit extension when the size stipulates a byte or a word.

Immediate Rapid Address with Data Register Destination (MOVEQ instruction only)

Example 5.15

MOVEQ #\$6A,D4

This 16-bit instruction loads destination register D4 with operand #\$6A.



Details of MOVEQ

1. The destination is always a data register.
2. The size can only be byte.
3. There is 32-bit sign extension (the only occurrence of sign extension on a data register).

Special note

The instructions ADDQ and SUBQ specify a 3-bit operand whose different combinations code values lying between 1 and 8 inclusive.

000 represents value 8; 001 value 1; 010 value 2, and so on, with 111 representing value 7.

Simulation

Case 1 : Positive operand

```
786A MOVEQ #$6A,D4
```

```
> *
> * INSTRUCTION: MOVEQ #$6A,D4
> * =====
> *
> 2000 3032-786A }      loading of program
> 2000 786A-
> *
> * BEFORE EXECUTION
> * =====
> *
> *R PC= 002004 # 4E71   S=0 S 000   C=    ....   SP= 00000600
>     D0= 00006100  D1= 00000000  D2= 00000000  D3= 00010000
>     D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
>     A0= 00000000  A1= 00000000  A2= 00002000  A3= 00000000
>     A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600
>
> 2000:T >1
* TRAC PC= 002002 # 4E71   S=0 S 000   C=    ....   SP= 00000600
*     D0= 00006100  D1= 00000000  D2= 00000000  D3= 00010000
*     D4= 0000006A  D5= 00000000  D6= 00000000  D7= 00000000
*     A0= 00000000  A1= 00000000  A2= 00002000  A3= 00000000
*     A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600
> *
> * AFTER EXECUTION
> * =====
> *
```

Case 2 : Negative operand

```
7880 MOVEQ #$80,D4
```

```

> * INSTRUCTION: MOVEQ #\$80,D4
> * =====
> *
> 2000 786A-7880 4E71- } loading of program
> *
> * BEFORE EXECUTION
> * =====
> *
> ;R PC= 002002 # 4E71 S=0 S 000 C= . .... SP= 00000600
> D0= 00006100 D1= 00000000 D2= 00000000 D3= 0001D000
> D4= 0000006A D5= 00000000 D6= 00000000 D7= 00000000
> A0= 00000000 A1= 00000000 A2= 00002000 A3= 00000000
> A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> 2000:T >1
* TRAC PC= 002002 # 4E71 S=0 S 000 C= .N... SP= 00000600
* D0= 00006100 D1= 00000000 D2= 00000000 D3= 0001D000
* D4= FFFFFFF80 D5= 00000000 D6= 00000000 D7= 00000000
* A0= 00000000 A1= 00000000 A2= 00002000 A3= 00000000
* A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> *
> * AFTER EXECUTION
> * =====
> *

```

Immediate Address with Memory Location Destination

Example

ADDI.B #\$80,\$4000

The above instruction tells the processor to add operand #\$80 to the contents of destination address \$4000, then store the result in destination address \$4000.

Example 5.16

#\$80 +	2 0	\$4000 ->	A 0	\$4000
---------	-----	-----------	-----	--------

5 Address Relative to Program Counter

This address mode consists of two types

program counter with displacement
program counter with index

Basis

The value contained in the program counter (PC) is used to calculate the effective address for instruction handling, with the knowledge that the PC value is equal to the current instruction address +2.

All instructions using relative program counter addressing must be written in a section of program called RORG. This special feature allows position independent programs to be written.

Program Counter Address with Displacement

Example

In the following we shall examine some program instructions defined in a RORG section.

60	00002000	RORG	\$2000
80	0001E178	OUTMES	EQU \$1E178
90	00000010	VECTCHK	EQU \$18
100	0001E2FE	MONIT	EQU \$1E2FE
110	00000005	NUMBER	EQU S
130	002000 4FFA00DA		LEA \$STACK, SP
140	002004 41FA001E		LEA TRAPCHK, A0
150	002008 21C00018		MOVEA.L A0, VECTCHK
160	00200C 43FA000E		LEA TABLE, A1
170	002010 7205		MOVEQ #NUMBER, D1
180	002012 0C59000F	LOOP	CMPI.W #\$000F, (A1)+
190	002016 52C9F1FA		DBEQ D1, LOOP
200	00201A 43BC0005		CHK #NUMBER, D1
210	00201E 4EF90001E2FE		JMP MONIT
220	*		
230	00002024	TRAPCHK	EQU *
240	002024 48E74040		MOVEM.L D1/A1,-(SP)
250	002028 41FA000E		LEA MESSAGE, A0
260	00202C 4EB90001E178		JSR OUTMES
270	002032 4CDF0202		MOVEM.L (SP)+,D1/A1
280	002036 4C73		RTE Return
290	*		
300	002038 20	MESSAGE	DC.B / VALUE NO
310	002042 04		DC.B 04
320	002064 00000078		DS.L 30
330	000020DC	STACK	EQU *
340	0020BC 0000000A	TABLE	DS.W 5
350			END

1. The instruction LEA TRAPCHK,A0 located at address \$2004, gives the order to the processor to load register A0 with the effective address specified by the label TRAPCHK which is positioned at address \$2024 (LEA = Load Effective Address).

Calculation of effective address




Table 5.1 Summary of Addressing Modes

Mode	Notation	Operation
Data register direct	Dn	EA = Dn
Address register direct	An	EA = An
Address register indirect	(An)	EA = (An)
Address register indirect with postincrement of 1,2 or 4	(An)+	EA = (An) then An := An + 1,2 or 4 depending on size
Address register indirect with predecrement of 1,2 or 4	-(An)	An := An - 1,2 or 4 depending on size, then EA = (An)
Address register indirect with displacement	(An) + d16	EA = (An) + 16-bit sign extended displacement
Address register indirect with displacement/index	(An,Xi) + d8	EA = (An) + (Xi.w) with 8-bit sign extended displacement
Address register indirect with displacement and long index	(An,Xi.L) d8	EA = (An) + (Xi.L) with 8-bit sign extended displacement
Absolute short address	Addr 16	EA = (addr 16)
Absolute long address	Addr 24	EA = (addr 24)
Immediate address	# data	data item
Relative program counter address with displacement	raddr 16	EA = (PC) + d 16
Relative program counter address with displacement and index	raddr 8 (Xi)	EA = (PC) + (Xi) + d 8
Implicit address		EA = SR, USP, SP, PC

Data register direct	Dn	EA = Dn
Address register direct	An	EA = An
Address register indirect	(An)	EA = (An)
Address register indirect with postincrement of 1,2 or 4	(An)+	EA = (An) then An := An + 1,2 or 4 depending on size
Address register indirect with predecrement of 1,2 or 4	-(An)	An := An - 1,2 or 4 depending on size, then EA = (An)
Address register indirect with displacement	(An) + d16	EA = (An) + 16-bit sign extended displacement
Address register indirect with displacement/index	(An,Xi) + d8	EA = (An) + (Xi.w) with 8-bit sign extended displacement
Address register indirect with displacement and long index	(An,Xi.L) d8	EA = (An) + (Xi.L) with 8-bit sign extended displacement
Absolute short address	Addr 16	EA = (addr 16)
Absolute long address	Addr 24	EA = (addr 24)
Immediate address	# data	data item
Relative program counter address with displacement	raddr 16	EA = (PC) + d 16
Relative program counter address with displacement and index	raddr 8 (Xi)	EA = (PC) + (Xi) + d 8
Implicit address		EA = SR, USP, SP, PC

2. The instruction LEA TABLE, A1 located at address \$200C suggests the same handling as before, that is, loading address register A1 with the effective address defined by the label TABLE.

Calculation of the effective address

Formula EA = (PC) + d 16
 20DC = (200C + 2) +
 TABLE Label address Program counter +2
 00 CE Relative displacement shown by op-code (20 DC - 200 E)

Program Counter Address with Index

The basis of operation is the same as for program counter with displacement except that for calculation of the effective address an index register has to be taken into account.

Formula

$$EA = (PC) + (Xi \cdot W) + d_8$$

or

$$EA = (PC) + (Xi \cdot L) + d_8$$

Current value of PC + 2 Index register, a 16 or 32-bit data or address register 8-bit signed displacement

Implicit Address


Table 5.2 lists the instructions that make implicit reference to the following

```
program counter (JMP, BRA)
user stack pointer (MOVE USP)
supervisor stack pointer (TRAP, DIV)
status register (RTE, RTR).
```

Table 5.2

Instruction	Implied registers
Branch conditional (Bcc), branch always (BRA)	PC
Branch to subroutine (BSR)	PC, SP
Check register against bounds (CHK)	SSP, SR
Test condition, decrement and branch (DBcc)	PC
Signed division (DIVS)	SSP, SR
Unsigned division (DIVU)	SSP, SR
Jump (JMP)	PC
Jump to subroutine (JSR)	PC, SP
Link and allocate (LINK)	SP
Move condition codes (MOVE CCR)	SR
Move status register (MOVE SR)	SR
Move user stack pointer (MOVE USP)	USP
Push effective address (PEA)	SP
Return from exception (RTE)	PC, SP, SR
Return and restore condition codes (RTR)	PC, SP, SR
Return from subroutine (RTS)	PC, SP
Trap (TRAP)	SSP, SR
Trap on overflow (TRAPV)	SSP, SR
Unlink (UNLK)	SP

Each 68000 instruction can be broken down into several microinstructions. An example is given below.



6 68000 Instruction Set

DETAILS AND PROGRAMMING

Motorola deliberately restricted the instruction set of the 16-bit MC 68000 (and 68008) microprocessors to 56 instructions that offer extreme flexibility. (Note that the newer 16/32-bit MC 68010 has 57 types of instruction.)

Even if this number appears small (although programmers will probably not complain), some instructions offer several thousand combinations because of the different address modes available and the type of data that they can manipulate.

The five basic data types are

- bit
- BCD digit (4 bits)
- byte (8 bits)
- word (16 bits)
- long word (32 bits)

The 68000 instructions operate on byte, word and/or long word, which in assembly language need to be specified by .B, .W and .L. If the size is word, the suffix .W is assumed by default.

Example

```
MOVE.B  Source, destination
MOVE.W  Source, destination
or MOVE   Source, destination
MOVE.L  Source, destination
```


The operation code (op-code) of all the 68000 instructions is fixed in 16 bits (word), but an extension is required when the specified address mode uses constants, absolute addresses or displacements.

As a consequence, a 68000 instruction can be coded in from one to five words (2 to 10 bytes).

We have arbitrarily classified the 56 instructions into three categories: memory reference and special, arithmetical and logical, and program control instructions (see also appendixes 1 to 8).


In what follows we shall not be studying in detail all 56 of the 68000 instructions; we shall confine our examination to those that do not have an approximate 8-bit equivalent. The reader is advised to study the three types of flowchart shown in figure 6.1, as well as the 68000 assembler directives listed in tables 6.1 and 6.2, in order to be able to follow the discussion of this chapter without difficulty.

Iteration with test before action




In pseudo-code
WHILE CONDITION TRUE
| ACTION
|
END

Iteration with test after action



In pseudo-code
REPEAT
| ACTION
UNTIL condition TRUE

Selection



In pseudo-code
IF condition TRUE THEN
| ACTION1
ELSE
| ACTION2
END

Figure 6.1

Table 6.1 68000 Assembler Directives
Directives Examples Role

ORG	ORG \$4000	Origin in absolute short of program
ORG.L	ORG.L \$40000	Origin in absolute long of program
RORG	RORG 0	Relative origin
	RORG \$1000	of program
EQU	BASE EQU \$1000 PIACA EQU BASE + 1 LF EQU \$0A	Symbol equivalence up to 32 bits maximum
SET	BASE SET BASE-1	Temporarily fixes the value of a symbol
DC.B	TEXT DC.B "HELLO" LFCR DC.B \$0A,\$0D	Byte constants stored at successive addresses
DC.W	WRITE DC.W \$F000,TAB DISPLAY DC.W-3000,SET	Word constants stored at successive addresses
DC.L	VAUE DC.L \$ABCDFFFF LINE DC.L VALUE +3	Long word constants stored at successive addresses
DS.B	STACK DS.B 20	Reserve memory (bytes)
DS.W	BUFFER DS.W 2	Reserve memory (words)
DS.L	TEXT DS.L 3	Reserve memory (long words)
END	END	End of assembly directive
MACRO	CALCULATE MACRO CALL,CAL2	Definition of Macro instruction
ENDM	ENDM	End of Macro

Table 6.2 68000 Assembler Directives
Directives Examples Role

LLEN	LLEN 120	Fixes number of characters per line (here 120)
PLEN	PLEN 40	Fixes number of lines per page (here 40)
NOOBJ	NOOBJ	No object output
IFEQ	MULT1 EQU0 IFEQ MULT1	Conditional assembly Assembles if equal to 0

IFNE	MULT2 EQU1 IFNE MULT2	Conditional assembly Assembles if different
ENDC	ENDC	End of conditional assembly
SPC	SPC 6	Line space
TTL	TTL MP 68000	Program title. Source with 60 characters max.

Memory Reference and Special Instructions

Table 6.3 lists these instructions.

Loading Instructions

LEA and PEA cause a pointer to be initialised (LEA Src,An means An := effective address) and saved to the stack (PEA Src means Src = effective address $\rightarrow -(SP)$).

These two instructions, which share the same addressing modes, are to some extent complementary.

Table 6.3 Memory Reference and Special Instructions
Mnemonic Operand Size Notes Description

LEA	Src,An	L	1	Load An with Src
PEA	Src	L	-	Save Src $\rightarrow -(SP)$
MOVE	Src,Dst	L,W,B	-	Copy Src \rightarrow Dst
MOVEP	Dn,Src	L,W	2	Store Sn \rightarrow Dst
MOVEP	Dst,Dn	L,W	2	Load Dn with Dst
MOVEM	Regs,Dst	L,W	3,4	Store Regs \rightarrow Dst
MOVEM	Src,Regs	L,W	1,3,5	Load Src \rightarrow Regs
BSET	Numb,Dst	B,L	7,8	Tests Numb and sets
BCLR	Numb,Dst	B,L	7,8	Tests Numb and clears
BCHG	Numb,Dst	B,L	7,8	Tests Numb and changes
BTST	Numb,Dst	B,L	7,8	Tests Numb in Dst
CMPM	Src,Dst	L,W,B	9	Dst-Src; CCR set
CMP	Src,Dst	L,W,B	10	Dst-Src; CCRset
CMPI	Src,Dst	L,W,B	10	Dst-Src; CCR set
CHK	Src,Dn	W	7	If Dn < 0 or Dn > Src \rightarrow TRAP
TAS	Dst	B	7	If Dst MSB = 0 then MSB = 1
CLR	Dst	L,W,B	11	Clears Dst
TST	Dst	L,W,B	11	Z and N set according to Dst

 Special instructions

SWAP	Dn	L	-	Exchanges word MSB with word LSB
EXT	Dn	L,W	-	Extends sign
EXG	Xn,Xm	L	-	Exchanges Xn with Xm

Src = Source W = Word
 Dst = Destination B = Byte
 Numb = Bit number Dn = Data registers
 Regs = Registers Xn = Data or address registers
 L = Long word Xm = Data or address registers

- (1) Src can only use addressing modes
 $(An), d(An), d(An, Xi), ABS.W, ABS.L, d(PC), d(PC, Xi)$
- (2) Src and Dst can only use addressing mode $d(An)$
- (3) A0-A5/D1-D5 is equivalent to
 $A0/A1/A2/A3/A4/A5/D1/D2/D3/D4/D5$
 $A0/A3/A6/D1-D3$ is equivalent to $A0/A3/A6/D1/D2/D3$
- (4) Dst can use the following addressing modes
 $(An), -(An), d(An), d(An, Xi), ABS.W, ABS.L$
- (5) Src can use the following addressing modes
 $(An), (An)+, d(An), d(An, Xi), ABS.W, ABS.L, d(PC), d(PC, Xi)$
- (6) Src and Dst use addressing modes Dn and $-(An)$
- (7) Src and Dst cannot be An registers
- (8) Numb can be an operand between 1 and 8 or the contents of Dn register in 32 bits
- (9) Src and Dst can only be $(An)+$
- (10) For CMP, Dst can only be a Dn register.
 Memory/memory comparison only possible with (9). For CMPI, Src can only be an operand
- (11) Src and Dst cannot be An registers.

The MOVE instruction, which is the most flexible of the 56, can be selected in 12 288 different ways. It would be wrong to conclude from this that the structure of the 68000 is general purpose, but it should be noted that the following movements are possible with this instruction: memory to memory, memory to register, register to memory, operand to memory.

The MOVEP instruction is particularly suitable for programming peripheral circuits that occupy an alternate memory field, or are in other words addressable either via the lower line (odd address) or via the upper line (even address).

The two versions of the MOVEM instruction (load and store) are designed to move, in a predetermined order, a list of address or data registers from or to a block of memory.

Bit Manipulation Instructions

The second group of table 6.3 comprises four bit manipulation instructions. For example, a bit can be tested, then set to 1 (BSET) or to 0 (BCLR); it can also be changed (BCHG), or simply tested to establish its state (BTST). The bit number can be specified as static and immediate (modulo 8), or dynamically by the contents of a Dn register (modulo 32).

Comparison Instructions

The first two instructions of the third group are concerned with comparisons. This is one area where the instructions set could be criticised. In fact, the memory to memory comparison (CMPP) is only possible with a source and destination having the addressing mode (An)+. As for the CMP instruction, the source can only be a Dn register. Finally, CMPI compares the destination with the source specified as immediate. (CMPI # Immediate, Dst.)

The CHK instruction compares the word LSB of a register Dn with a bounded value, where the lower bound is 0 and the upper bound is a 16-bit signed operand. If the word LSB does not belong to the interval, the processor is rerouted to the exception procedure TRAPCHK whose vector number is \$6.

The TAS (test and set) instruction allows management of a resource that can be shared by several processors, since during a single bus cycle it executes the reading, testing and finally modifying of a destination byte (memory or register) called a semaphore.

The next two instructions, CLR and TST, present little difficulty, save for the fact that the destination cannot be an An register.

Special Instructions

The fourth and last group in this category only affect An and Dn registers. The instruction SWAP exchanges bits 0-15 of a Dn register with bits 16-31. EXT carries out a signed 16-bit or 32-bit extension in a Dn register.

The last of the special instructions, EXG, instructs the 68000 to exchange the 32 bits of a source register with the 32 bits of a destination register (register = An and/or Dn).

Arithmetic and Logical Instructions

There are 34 arithmetic and logical instructions. They can be divided into four types: addition, subtraction and complementation; multiplication and division; logical instructions; shifts and rotations. Table 6.4 lists the various instructions in this category.

**Table 6.4 Arithmetic and Logical Instructions,
Shifts and Rotations**

Mnemon	Operand	Size	Notes	Description
ADDI	Imm,Dst	B,W,L	1	Dest + operand -> Dst
SUBI	Imm,Dst	B,W,L	1	Dest - operand -> Dst
ADDQ	Imm,Dst	B,W,L	1	Dest + operand -> Dst
SUBQ	Imm,Dst	B,W,L	1	Dest - operand -> Dst
ADD	Src,Dst	B,W,L	1	Dest + source -> Dst
SUB	Src,Dst	B,W,L	1	Dest - source -> Dst
ADDA	An,Src	W,L	1	An + source -> An
SUBA	An,Src	W,L	1	An - source -> An
ADDX	Src,Dst	B,W,L	2	Dest + srce + X -> Dst
SUBX	Src,Dst	B,W,L	2	Dest - srce - X -> Dst
ABCD	Src,Dst	B	2	Dst(10) + srce(10) + X -> Dst
SBCD	Src,Dst	B	2	Dst(10) - srce(10) - X -> Dst
NBCD	Dst	B	3	0-Dst(10) - X -> Dst
NEG	Dst	B,W,L	3	Two's complement of Dst
NEGX	Dst	B,W,L	3	Two's complement with X of Dst
NOT	Dst	B,W,L	3	One's complement of Dst
MULU	Src,Dn	W	3	Dn * source -> Dn
MULS	Src,Dn	W	3	Dn * source -> Dn
DIVU	Src,Dn	W	3	32 bits Dn/16 Src -> DnCRST:QUT]
DIVS	Src,Dn	W	3	32 bits DN/16 Src -> DnCRST:QUT]

Logical Instructions

AND	Src,Dst	B,W,L	1	Dst . Src -> Dst
ANDI	Imm,Dst	B,W,L	1	Dst . Imm -> Dst
OR	Src,Dst	B,W,L	1	Dst + Src -> Dst
ORI	Imm,Dst	B,W,L	1	Dst + Imm -> Dst
EOR	Src,Dst	B,W,L	3	Dst + Src -> Dst
EORI	Imm,Dst	B,W,L	3	Dst + Imm -> Dst

Shifts and Rotations

ASL	CntDst	B,W,L	-	Arithmetic shift left
ASR	CntDst	B,W,L	-	Arithmetic shift right
LSL	CntDst	B,W,L	-	Logical shift left
LSR	CntDst	B,W,L	-	Logical shift right
ROL	CntDst	B,W,L	-	Rotate left
ROR	CntDst	B,W,L	-	Rotate right
ROXL	CntDst	B,W,L	-	Rotate left with extend
ROXR	CntDst	B,W,L	-	Rotate right with extend

Src = source An = address register
 Dst = destination Dn = data register
 Imm = immediate
 CntDst = counter (including destination when specified)
 (1) Memory to memory operations are not possible
 (2) Src can only use addressing modes Dn,-(An)
 (3) Src and Dst cannot be an An register.

Addition, Subtraction and Complement

The first four instructions, ADDI, SUBI, ADDQ, SUBQ, carry out the addition (or more correctly, incrementation, as such instructions do not exist), and the subtraction (decrementation) between the destination and the source, coded as immediate. If the immediate operand lies between 1 and 8 inclusive, it will be preferable to choose the instructions ADDQ and SUBQ which are more efficient in code and execution time, as can be seen from the following

ADDI.B #3,\$4000 is coded in 6 bytes and requires 21 clock cycles;

ADDQ.B #3,\$4000 is coded in 4 bytes, with an execution time of 17 cycles.

Note that a good assembler will, if you are not too rigorous in your requirements, look after coding the instruction as it should. The ADD and SUB instructions add and subtract in binary the source and destination before storing the result in the destination. When the destination is a Dn register, we have available in the source all the addressing modes. On the other hand, when the source is a Dn register, the addressing modes making reference to the program counter are not allowed. The next two instructions, ADDA and SUBA, only concern the An registers as destination.

The ADDX and SUBX instructions allow multiple-precision calculations to be carried out, where source and destination can only use the addressing modes Dn and -(An); this appears quite logical, in view of the method of calculation (low bit to high bit, or predecrement mode).

It is also possible to write directly in BCD (which eliminates the well-known DAA of the 6800 and 6809). Here the 68000 has three instructions available: ABCD (addition in BCD); SBCD (subtraction in BCD); and NBCD (complement in BCD).

The remaining instructions in group (1) instruct the 68000 to two's complement (NEG), and with bit extension (NEGX), or to one's complement (NOT).

Multiplication and Division

The four instructions of group (2) multiply (MULU and MULS) and divide (DIVU and DIVS) unsigned and signed binary numbers.

MULU and MULS multiply the 16 bits of a Dn register (bits 0-15) by the 16 bits of the source that may use all addressing modes except An. The 32 bits of the result are saved in Dn.

DIVU and DIVS divide the 32 bits of a Dn register by the 16 bits of the source, with again all addressing modes except An available, before saving the 16 bits of the remainder in the word MSB of Dn (bits 31-16) and the 16 bits of the quotient in the word LSB of Dn (bits 15-0).

Two conditions may prevent the 68000 from carrying out division.

a) if the divisor is zero, the processor is rerouted to the exception procedure "zero division", the vector number of which is \$5.

b) if the result exceeds the 32 bits of Dn (remainder and quotient in 16 bits), causing overflow ($V := 1$). In such a case no internal provision has been made to cope with the situation (as has been done for division by zero). It is therefore up to the programmer to verify if overflow has occurred, by testing flag V, and to take any necessary action.

Note that neither source nor destination operands are altered if such anomalies occur.

Logical Instructions

The next group (3), the logical instructions, will be well known to programmers. It includes AND and ANDI which carry out a logical AND of the source and the destination, with the result being stored in the destination.

We have however noted that memory to memory operations are not possible and that, for EOR and EORI (exclusive OR), the source can only be a Dn register or an immediate operand.

Shift and Rotate Instructions

These form the last group (4) of the arithmetic and logical instructions. Here the operand CntDst can be written #Cnt,Dst, where #Cnt codes as immediate an operand between 1 and 8. This operand specifies the number of shifts or rotations to be made in the destination (which can only be a Dn register).

CntDst can also be written Dm,Dst, where Dm is a Dn register that codes the number of shifts or rotations to be made in Dst. Up to 63 operations (modulo 64) are possible.

CntDst can also be written as Dst, where Dst represents a memory address. The number of shifts and rotations is always 1, so it is superfluous to specify the source. Note that the memory size can only be word.

Program Control

The most significant advances have been made within the category of the program control instructions. Table 6.5 lists the various instructions involved.

Table 6.5 Program Control Instructions

Mnemon	Operand	Size	Notes	Description
Unconditional sequence break and no operation				
NOP	/	/	1	No operation
JMP	Address	/	1	Unconditional jump to address
BRA	Displ.	/	3	Branch always
Call and return subroutines and block memory allocation				
JSR	Address	/	1	Jump to a subroutine
BSR	Displ.	/	3	Branch to a subroutine
RTS	/	/	/	Return from subroutine
RTR	/		/	Return with CCR restored
LINK	An,imm,dpl/		2	Link with the stack
UNLK	An	/	/	Unlink from stack
Condition operation				
Bcc	Displ.	/	3,4	Branch conditionally
DBcc	Dn,dpl	/	3,4	Test, decrement, branch
Scc	Dst	B	4,5	If cc is true then \$FF -> else 0 -> Dst
Handling on CCR and SR registers				
MOVE	Src,CCR	W	6,7	Copy Src in CCR
OR	Src,CCR	B	8	Inclusive OR between CCR and Src
ORI	Imm,CCR	B	8	Inclusive OR between CCR and operand
AND	Src,CCR	B	8	Logical AND between CCR and Src
ANDI	Imm,CCR	B	8	Logical AND between CCR and operand
EORI	Imm,CCR	B	8	Exclusive OR between CCR and operand
MOVE	SR,Dst	W	5	Copy SR in Dst

Privileged instructions					
OR	Src,SR	W	8,9	Inclusive OR between SR and Src	
ORI	Imm,SR	W	8,9	Inclusive OR between SR and operand	
AND	Src,SR	W	8,9	Logical AND between SR and Src	
ANDI	Imm,SR	W	8,9	Logical AND between SR and operand	
EORI	Imm,SR	W	8,9	Exclusive OR between SR and operand	
MOVE	An,USP	L	9	Copy An in USP	
MOVE	USP,An	L	9	Copy USP in An	
RTE	/	/	9	Return from exception	
RESET	/	/	9	Set Reset line low	
STOP	Imm	W	9	Load SR with Imm, then stop	
Logical traps					
TRAP	Vectnum	/	19	Logical exception	
TRAPV	/		/	Exception if V = 1	

Notes

- (1) The address is specified in absolute: all addressing modes allowed except Immediate,Dn,An,(An)+,-(An).
- (2) Displacement lies between \$8000 (-32 768) and \$7FFF (+32 767).
- (3) Displacement is 16 bits signed (32K).
- (4) See table 6.5 for condition codes.
- (5) Destination can use all addressing modes except Immediate,An,d(PC),d(PC,XI).
- (6) Source may use all addressing modes except An.
- (7) Only word size is allowed even if destination is byte (in which case CCR is loaded with the source LSB).
- (8) The data on immediate is a function of the instruction specified size.
- (9) Privileged instructions can only be handled in supervisor mode.
- (10) The vector lies between 0 and 15.

The first group (1) is typical of the instructions sets of the majority of microprocessors (6800/6809, 8080/8085, 6502).

The first two instructions of the next group (2) allow calls to be made to a subroutine - absolute with JSR and relative with BSR.

The instructions RTS and RTR instruct the 68000 to return to the calling program. The difference between these two instructions lies in the execution. In the case of RTS, restoration of the return address, previously stored in the stack, is made when the subroutine is called. With RTR, the CCR is restored first, then the return address to the calling program. Note that in the case of RTR only the return address is saved on the stack when the subroutine is called.

The LINK instruction automatically allocates a working area (block of RAM) to the calling program, to be used for example for passing parameters or storing local data. As for UNLK, its role is to free this working area.

These two high-level instructions are completely suited to the writing of reentrant programs, that is, those programs or subroutines that work on a block of memory belonging to the calling program.

The instructions in the third group (3) concern conditional operations, where the logical condition is specified by the instruction mnemonic in the cc (condition code) form.

The Bcc type of instruction will already be familiar to assembly language programmers of Motorola microprocessors. Note that with Bcc displacement the 68000 executes a conditional branch if the cc condition is true. The relative displacement is coded in one or two bytes.

The DBcc type of instruction has no equivalent in 8-bit microprocessors, at least in the Motorola range. This conditional branch instruction, also called a looping primitive, operates in relation to the following three parameters

the conditional branch condition specified by cc (for example, DBEQ, DBNE, DBMI)

the loop counter Dn

the relative signed 16-bit displacement.

The Scc type instructs the CPU to set the destination byte (Dn or memory registers) at \$FF if the cc condition is true and at \$00 if it is false.

The fourth group of instructions concerns those that have the condition code register CCR as destination, that is, the user byte of the status register SR.

The fifth group is very important, as the following discussion will reveal. In fact, all the instructions in this group are called privileged instructions; that is, they can only be executed in supervisor mode ($S := 1$). If one of these instructions is executed in user mode ($S := 0$), a privilege violation occurs: the 68000 is rerouted in the exception table to address \$20 (vector number $8*4 = 32$ or \$20) in order to recover

the start address of the exception program.

Note that all the instructions capable of modifying the status of the processor (loading SR) are privileged.

The RTE instruction allows return from an exception procedure to a normal procedure.

The RESET instruction, which is also privileged, instructs the 68000 to hold the RESET line (here an output) at low for 124 clock cycles, this being for example the time required to initialise a peripheral circuit (PIA 6821, PTM 6840, PI/T 68230).

The 68000 instructions set has 16 logical traps (the 6809 has 3: SWI, SWI2 and SWI3) which, when one of them is executed, cause the 68000 processor to branch to an exception procedure. Each trap has its own vector number and therefore its own exception vector.

Examples

TRAP #0 has the number 32_{10} and the address
 $32_{10} * 4 = 128_{10} = \$80.$

TRAP #15 has the number 47_{10} and the address
 $47_{10} * 4 = 191_{10} = \$BF.$

On the other hand, the TRAPV instruction is the logical trap that is available to the programmer if the status flag V is at 1 when this instruction is executed. This instruction is especially useful, for example, in the case of DIVS and DIVU. In fact, if the 68000 finds that it cannot carry out such an operation because of lack of space, it sets the status flag to 1 to inform the programmer that overflow has occurred.

Example

```
DIVU D1,D0 := $FFFFFFF
TRAPV D1 = $XXXX0002
BRA*
```

The 68000 carries out the signed or unsigned division of the 32 bits of the destination (D0 in the above example) by the 16 low order bits of the source (D1).

The 32 bits of the result available in the destination are distributed as follows: the remainder in 16 bits (bits 16-31 of the destination); the quotient in 16 bits (bits 0-15 of the destination).

If the result exceeds this format, the 68000 does not carry out the operation, but sets V to 1, without

altering the destination and source registers.

The same principle applies with the TRAPV instruction, but in this case the program is rerouted to the exception table at address \$1C which corresponds to vector number 7.

DBCC INSTRUCTIONS

Role of DBCC

Instruction DBCC Dn,d16 is a looping primitive with three parameters: the condition specified by cc, the loop counter represented by a data register Dn, and the relative 16-bit displacement.

Execution of this instruction by the CPU causes the following sequence of events

1. Condition cc is tested (cc can be one of the 16 conditions listed in table 6.6). If the condition is true, instruction DBCC is terminated and the processor executes the rest of the program.

Table 6.6 Conditions (cc) Used with Instructions
DBCC, Scc, Bcc

Mnemonic	cc conditions	Logical equation
T (not Bcc)	True	1
F (not Bcc)	False	0
HI	High	$C + Z = 0$
LS	Low or same	$C + Z = 1$
CC	Carry clear	$C = 0$
CS	Carry set	$C = 1$
NE	Not equal	$Z = 0$
EQ	Equal	$Z = 1$
VC*	Overflow clear	$V = 0$
VS*	Overflow set	$V = 1$
PL	Plus	$N = 0$
MI	Minus	$N = 1$
GE*	Greater or equal	$N \oplus V = 0$
LT*	Less than	$N \oplus V = 1$
GT*	Greater than	$Z \oplus (N \oplus V) = 0$
LE*	Less or equal	$Z \oplus (N \oplus V) = 1$

*Used in two's complement mode

2. If condition cc is false, the LSB word of register Dn is decremented by one.

3. If the decrementation of register Dn has brought about the result -1, instruction DBCC is terminated and the processor executes the remainder of the program.

If the result is the opposite, the contents of the PC are added to the relative 16-bit displacement so that the branch address can be determined.

Expression of Instruction DBCC


In assembler

DBCC Dn,d16

DBCC : instruction mnemonic (conditional branch)

Dn : register Dn, loop counter

d 16 : 16-bit signed displacement

Flowchart and Pseudo-code

In pseudo-code

```

IF cc FALSE THEN
  Dn := Dn -1
  IF Dn<> -1 THEN
    PC := PC + 16-bit displacement
  END
ELSE
  NOP
END
  
```

Figure 6.2

Examples

1. The assembler programs in listings 6.1a and 6.1b instruct the MC 68000 to print out n times the message "The 68000 microprocessor is wonderful".

The value n stored in byte \$2054 before execution of the program represents the contents of the loop counter register of the primitive DBLT D2,LOOP.

The different simulations prove that the test on the loop counter is carried out on value -1.

Listing 6.1a

```

20          ****
30          *
40          *      THREE PARAMETER LOOPING PRIMITIVE
50          *      DBCC INSTRUCTION
60          *
70          ****

90      0001F9E9    ACIA    EQU     $1F9E9           ; ADDRESS ACIA 6850 EUROMAK 68000
110      00002000    RORG   $2000             ;
130      002000 4FFA00AE    LEA.L   STACK,SP        ; INITIALISE SSP
140      002004 41F90001F9E9    LEA.L   ACIA,A0        ; INITIALISE AD ADDRESS ACIA
150      *
160      00200A 143A0048    MOVE.B  COUNTER,D2       ; LOAD COUNTER LOOPING
170      *
180      00200E 610A    LOOP    BSR.S   PCRLF         ;
190      002010 6128    BSR.S   TEXT              ;
200      002012 5DCAFFFA    DBLT   D2,LOOP         ;
210      002016 4E41    TRAP    #1                 ; RETURN TO EUROMAK 68000 MONITOR
220      002018 0000    DC.W    0                  ;
230      *
240      00201A 2F00    PCRLF   MOVE.L  D0,-(SP)      ; SAVE ALTERED REGISTER
250      00201C 700A    MOVEQ   #$0A,D0        ; D0.B := ASCII LINE FEED
260      00201E 6108    BSR.S   OUT                ;
270      002020 7000    MOVEQ   #$0D,D0        ; D0.B := ASCII CARRIAGE RETURN
280      002022 6104    BSR.S   OUT                ;
290      002024 201F    MOVE.L  (SP)+,D0      ; RESTORE REGISTER
300      002026 4E75    RTS                 ;
310      *
320      002028 2F01    OUT     MOVE.L  D1,-(SP)      ; SAVE ALTERED REGISTER
330      00202A 1210    OUT1    MOVE.B  (AD),D1        ; ACIA READY ?
340      00202C 02010002    AND1.B #2,D1        ;
350      002030 67F8    BEQ.S   OUT1              ; NO WAIT
360      002032 11400002    MOVE.B  D0,2(AD)      ; OK TRANSMIT
370      002036 221F    MOVE.L  (SP)+,D1      ; RESTORE REGISTER
380      002038 4E75    RTS                 ;
390      *
400      00203A 48E78040    TEXT    MOVEM.L D0/A1,-(SP)  ; SAVE ALTERED REGISTERS
410      00203E 43FA0015    LEA.L   TEXT1,A1        ; A1:= @ START ADDRESS TEXT
420      002042 1019    LOOP2   MOVE.B  (A1)+,D0      ; DO WHILE D0 <> EOT
430      002044 00000004    CMPI.B #EOT,D0      ; !
440      002048 6704    BEQ.S   ENDTRANS        ; /* TRANSMIT CHAR */
450      00204A 610C    BSR.S   OUT              ; !

```

```

460 00204C 60F4          BRA.S   LOOP2           ; ENDDO
470 00204E 4CDF0201      ENDTRANS MOVEM.L (SP)+,D0/A1    ; RESTORE REGISTERS
480 002052 4E75          RTS

490          *
500 002054 00000001      COUNTER DS.B    1
510 002055 20             TEXT1  DC.B     /
520 002087 04             DC.B     EOT
530 00000004              EOT     EQU     4
540 002088 00000028      DS.L    10
550 00002080              STACK   EQU     *
560                               END

> *
> * SIMULATION PROGRAM
> * =====
> *
> 2054.B
* 002054 > 02
* 002055 >
> 2000:G
          THE 68000 MICROPROCESSOR IS WONDERFUL
          THE 68000 MICROPROCESSOR IS WONDERFUL
          THE 68000 MICROPROCESSOR IS WONDERFUL
> *
> * WHY ???
> * -----
> 2054.B
* 002054 > 03
* 002055 >
> 2000:G
          THE 68000 MICROPROCESSOR IS WONDERFUL
          THE 68000 MICROPROCESSOR IS WONDERFUL
          THE 68000 MICROPROCESSOR IS WONDERFUL
          THE 68000 MICROPROCESSOR IS WONDERFUL
>

20          ****
30          *
40          * THREE PARAMETER LOOPING PRIMITIVE (EXERCISE 2)
50          *
60          * TWO STRINGS ARE COMPARED TO SEE IF THEY ARE THE SAME
70          *
80          ****

100         *
110         * A1 = POINTS TO THE BEGINNING OF THE FIRST STRING
120         * A2 = POINTS TO THE BEGINNING OF THE SECOND STRING
130         * D2 = NUMBER OF CHARCTERS
140 0001E178 OUTMES EQU $1E178          ; PRINT TEXT STRING OF CHARS

160          ORG $2000

180 002000 4FF820DC      LEA.L   STACK,SP        ; INITIALISE STACK POINTER SSP
190 002004 43F8202A      LEA.L   TEXT1,A1        ; INITIALISE POINTER STRING1
200 002008 45F8205E      LEA.L   TEXT2,A2        ; INITIALISE POINTER STRING2
210          *
220 00200C 2209          MOVE.L  A1,D1        ; D1:=A1
230 00200E 240A          MOVE.L  A2,D2        ; D2:=A2
240 002010 9481          SUB.L   D1,D2        ; D2:=D2-D1 /* COUNTER CHARS *
250          *

```

260 002012 B509	LOOP	CMPM.B	(A1)+,(A2)+	; DO WHILE MEMCA2>=MEMCA1
270 002014 56CAF0FC		DBNE	D2,LOOP	; ! /* CORRECT */
280	*	BNE.S	ERROR	; ENDDO
290 002018 6604		TRAP	#1	; IF Z=0 THEN ERROR
300 00201A 4E41	RETURN	DC.W	0	; ENDIF
310 00201C 0000				
330 00201E 41F82092	ERROR	LEA.L	TEXTERROR,A0	; A0:= @ TEXT STRING
340 002022 4EB90001E178		JSR	OUTMES	; PRINT TEXT STRING
350 002028 60F0		BRA.S	RETURN	;
370 00202A 20	TEXT1	DC.B	' THE 68000 MICROPROCESSEUR IS WONDERFUL '	
380 002050 04		DC.B	' 4	
390 00205E 20	TEXT2	DC.B	' THE 68000 MICROPROCESSEUR IS WONDERFUL '	
400 002091 04		DC.B	' 4	
410 002092 20	TEXTERROR	DC.B	' STRINGS CHARS NO EQUAL , ERROR '	
420 0020B3 04		DC.B	' 4	
430 0020B4 00000028		DS.L	10	
440 000020DC	STACK	EQU	*	
450		END		

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 504 SYMBOL ENTRIES LEFT

ERROR	00201E LOOP	002012 OUTMES	01E178 RETURN	00201A
STACK	000020DC TEXT1	00202A TEXT2	00205E TEXTERR0	002092

2. The program example shown in listing 6.2 is not directed exclusively at the loop primitive, but also gives a brief reminder of address register indirect with index.

Listing 6.2

```

20 ****
30 *
40 * EXAMPLE OF USE OF "INDIRECT ADDRESSING" WITH INDEX *
50 * AE = d+A0+Xn *
60 * FINDING THE LARGEST OPERAND IN THE TABLE (size Long Word) *
70 * Program Written in Position Independent Code *
80 *
90 ****

110 00002000 ORG $2000
130 002000 43FB3000 LEA.L $3000,A1 ;INITIALISE POINTER I
140 002004 2049 MOVE.L A1,A0 ;INITIALISE POINTER J
150 002006 2610 MOVE.L (A0),D3 ; D3:= MEMCJ
160 002008 7009 MOVEQ #10-1,DO ; DO:=9 /* LOOP COUNTER */
170 00200A 4281 CLR.L D1 ; D1,L:= 0
180 00200C 5881 LOOP ADDQ.L #4,D1 ; REPEAT
190 00200E B6811800 CMP.L D(A1,D1.L),D3 ; ! D1.L:=D1.L+4
200 002012 6004 BGE.S GREAT ; ! IF D3 >= MEMCA1+D1.L] THEN

```

```

210 002014 26311800      MOVE.L  D(A1,D1.L),D3      ; !    //
220 002018 51C8FFF2      GREAT   DBRA    D0,LOOP      ; ! ELSE
230 00201C 4E41          TRAP    #1                  ; ! ! D3:= MEM(A1,D1.L)
240 00201E 0000          DC.W    0                   ; ! ENDIF
250                                END    ;                 UNTIL D0=-1

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 510 SYMBOL ENTRIES LEFT

GREAT 002018 LOOP 00200C

Simulation

```

> * SIMULATION PROGRAM:
> * =====
> *
> 3000.L
* 003000 > 00000000
* 003004 > 8888888888
* 003008 > FFFFFFFF
* 00300C > 5555555555
* 003010 > EEEEEEEE
* 003014 > 77777777
* 003018 > 66666666
* 00301C > 12345678
* 003020 > 99999999
* 003024 > 7444444444
* 003028 >
> *
> 201C;V
> 2000;G
* VSTP PC= 00201C # 4E41 S=0 $ 000 C= . . . . SP= 00000600

> ;R PC= 00201C # 4E41 S=0 $ 000 C= . . . . SP= 00000600
      D0= 0000FFFF D1= 00000028 D2= 00000000 D3= 77777777
      D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
      A0= 00003000 A1= 00003000 A2= 00000000 A3= 00000000
      A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

> *
> *
> 3000.L
* 003000 > 44444444
* 003004 > 66666666
* 003008 > 77777777
* 00300C > 00000000
* 003010 > AAAAAAAA
* 003014 > 66666666
* 003018 > 77777700
* 00301C > 55555555
* 003020 > EEEEEEEE
* 003024 > 7FFFFFFF
* 003028 >
> *
> 201C;V
> 2000;G
* VSTP PC= 00201C # 4E41 S=0 $ 000 C= . . . . SP= 00000600
      D0= 0000FFFF D1= 00000028 D2= 00000000 D3= ZFFFFFFF
      D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
      A0= 00003000 A1= 00003000 A2= 00000000 A3= 00000000
      A4= 00000000 A5= 00000000 A6= 00000000 A7= 00000600

```

Scc INSTRUCTION**1 Role of Scc**


Instruction Scc dst tests one of the 16 cc conditions summarised in table 6.6.

The destination byte is positioned at \$FF if the condition specified by cc is true, and at 00 if cc is false.

This instruction is generally used to position a boolean variable after evaluating an expression, where the true variable is coded \$FF and the false variable is coded 00 (see the example in listing 6.3).

2 Syntax of Scc

In assembler

**Flowchart and Pseudo-code**

```

IF cc TRUE THEN
| destination := $FF
ELSE
| destination := 00
ENDIF
  
```




Figure 6.3

Listing 6.3

```

30      ****
40      *
50      *   U S E     Sec .  I N S T R U C T I O N
60      *
70      *   P R O G R A M   T O   D E T E C T   1 6   B I T   P A L I N D R O M E S
80      *
90      *           (U S I N G   M A C R O S)
100     *
110     ****
130     *
140     ** ALGORITHM :
150     * -----
160     *
170     *
180     *   BTST D1,(A0) !                                ! BTST D0,(A0)
190     *   !                                              !
200     *   V                                              V
210     *   + + + + + + + + + + + + + + + + + + + + + +
220     *   ^
230     *   15 -!                                         !- 0
240     *
260     *
270     ** MACROS
280     * -----
290     TEXT    MACRO
310     \a      MOVEM.L D0-D7/A0-A6,-(A7)
320             LEA     STRING\1,A0
330             JSR     OUTMES
340             MOVEM.L (A7)+,D0-D7/A0-A6
350             RTS
360             ENDM
380     0001E178    OUTMES  EQU    $1E178      ; OUTPUT STRING OF CHARS (EUROMAK 68000)
400     00002000    ORG    $2000
420     002000 4FF82194    LEA.L  STACK,A7      ; INITIALISE STACK POINTER SSP
430     002004 41F82074    LEA.L  TABLE,A0      ; INITIALISE ADDRESS PALINDROMES
440     002008 6110        BSR.S  SEARCH       ;
450     *
460     00200A 4A382194    TST.B  FLAG
470     00200E 6706        BEQ.S  CORRT       ; IF FLAG <>0 THEN ERROR
480     002010 613A        BSR.S  0001        ;
490     002012 4E41        ENDPORG TRAP #1      ; RETURN EUROMAK 68000
500     002014 0000        DC.W   0
510     *
520     002016 6148        CORRT  BSR.S  0002
530     002018 60F8        BRA.S  ENDPORG    ;

```

550 00201A 48E7F000	SEARCH	MOVEM.L D0-D3,-(A7)	
560 00201E 51F82194		SF FLAG	; FLAG := FALSE
570 002022 4202		CLR.B D2	;
580 002024 4203		CLR.B D3	;
590 002026 4200		CLR.B D0	; INITIAL RIGHT HAND BIT NUMBER
600 002028 720F		MOVEQ #15,D1	; INITIAL LEFT HAND BIT NUMBER
610 00202A 0110	LOOP	BTST D0,(AO)	; TEST RIGHT HAND BIT
620 00202C 57C2		SEQ D2	;
630 00202E 0310		BTST D1,(AO)	; TEST LEFT HAND BIT
640 002030 57C3		SEQ D3	;
650 002032 8602		CMP.B D2,D3	; IF BITS ARE EQUAL THEN
660 002034 660C		BNE.S EXIT	; ! /* MOVE TO NEXT BIT */
670 002036 5240		ADDQ #1,D0	; ELSE
680 002038 5341		SUBQ #1,D1	; ! /* EXIT */
690 00203A 0C000008		CMPI.B #8,D0	; ENDIF
700 00203E 66EA		BNE.S LOOP	;
710 002040 6004		BRAS EXIT1	; IF END TEST THEN EXIT1
720 002042 50F82194	EXIT	ST FLAG	; FLAG := TRUE
730 002046 4CDF000F	EXIT1	MOVEM.L (A7)+,D0-D3	
740 00204A 4E75		RTS	
750 *			
760 *			
770		TEXT 1	
770 00204C 48E7FFFF	0001	MOVEM.L D0-D7/A0-A6,-(A7)	
770 002050 41F82076		LEA STRING1,A0	
770 002054 4EB90001E178		JSR OUTMES	
770 00205A 4CDF7FFF		MOVEM.L (A7)+,D0-D7/A0-A6	
770 00205E 4E75		RTS	
780 *			
790 *			
800		TEXT 2	
800 002060 48E7FFFF	0002	MOVEM.L D0-D7/A0-A6,-(A7)	
800 002064 41F820A3		LEA STRING2,A0	
800 002068 4EB90001E178		JSR OUTMES	
800 00206E 4CDF7FFF		MOVEM.L (A7)+,D0-D7/A0-A6	
800 002072 4E75		RTS	
820 002074 00000002	TABLE	DS.W 1	
840 002076 0A	STRING1	DC.B \$A,\$0	
850 002078 20		DC.B / THE WORD IS NOT A PALINDROME /	
860 0020A0 0A		DC.B \$A,\$0,4	
870 0020A3 0A	STRING2	DC.B \$A,\$0	
880 0020A5 20		DC.B / THE WORD IS A PALINDROME /	
890 0020C8 0A		DC.B \$A,\$0,4	
910 0020CC 000000C8		DS.L 50	
920 00002194	STACK	EQU *	
930 002194 00000001	FLAG	DS.B 1	
940		END	

***** TOTAL ERRORS 0-- 0

Simulation

```

*
> *
> ** S I M U L A T I O N P R O G R A M
> *
> =====
> *
> *
> 2074.W
* 002074 > AFF5
* 002076 >
> 2000!G
      THE WORD IS NOT A PALINDROME

> 2074.W
* 002074 > FFFF
* 002076 >
> 2000!G
      THE WORD IS A PALINDROME

> 2074.W
* 002074 > A55A
* 002076 > 2
> 2000!G
      THE WORD IS A PALINDROME

> 2074.W
* 002074 > A5A5
* 002076 >
> 2000!G
      THE WORD IS A PALINDROME

>

```

BSET, BCLR, BCHG, BTST INSTRUCTIONS

The MC 68000 has four test instructions that allow it to work at the bit level.

These instructions operate on long words in the data registers, but on bytes in the addresses. Unfortunately, there were not sufficient op-code combinations available to provide other options.


The bit concerned in the test, which we shall call *n*, can be specified statically as immediate, or dynamically by data registers whose contents are the bit to be tested.

If the source or the destination is a data register, the size is a long word and the bit tested lies between 0 and 31 (modulo 32).

If the size is byte, the destination can only be a memory location and the bit tested lies between 0 and 7 (modulo 8).

1 Syntax of the Instructions


In assembler



Flowchart and Pseudo-code

BSET numb, dst
Test a bit and set

Example : Test a bit at 0




```

IF numb = 0 THEN
  Z := 1
ELSE
  Z := 0
ENDIF
numb := 1
  
```

Figure 6.4

BCLR numb, dst
Test a bit and clear

Example : Test a bit at 1




```

IF numb = 1 THEN
  Z := 0
ELSE
  Z := 1
ENDIF
numb := 0
  
```

Figure 6.5

BTST numb, dst
Test a bit

Example : Test a bit at 0



```

IF numb = 0 THEN
  Z := 1
ELSE
  Z := 0
ENDIF
  
```

Figure 6.6

BCHG numb, dst
Test a bit and change

Example : Test a bit at 0




Figure 6.7

2 Program Examples

The program shown in listing 6.4 causes the number of 1s and 0s contained in a long word to be displayed.

Listing 6.4

```

20
30
40      *      PROGRAM TO DISPLAY A LONG WORD IN BINARY      *
50
60      ****
80      0001F9E9  ACIA   EQU    $1F9E9      ; ADDRESS ACIA EUROMAK 68000 SYSTEM
100     00002000  ORG    $2000
110     002000 4FF82068  LEA.L  STACK,SP      ; INITIALISE STACK POINTER SYST.
120     002004 4DF90001F9E9  LEA.L  ACIA,A6      ; INITIALISE A6 ADDRESS ACIA 6850
130      *
140     00200A 7C0A  MOVEQ  #$DA,D6      ; LINE FEED
150     00200C 6136  BSR.S  TSTACIA      ; OUTPUT LINE FEED
160     00200E 7C0D  MOVEQ  #$DD,D6      ; CARRIAGE RETURN
170     002010 6132  BSR.S  TSTACIA      ; OUTPUT CARRIAGE RETURN
180      *
190     002012 20382050  MOVE.L  (LWORD),DD      ; LOAD LONG WORD
200     002016 6102  BSR.S  COUNTBIT      ;
210     002018 4E41  TRAP   #1      ; RETURN TO EUROMAK 68000 SYSTEM
220      *
  
```

230 00201A 2F02	COUNTBIT MOVE.L D2,-(SP)	; SAVE ALTERED REGISTER
240 00201C 741F	MOVEQ #31,D2	; D2:=31 /* COUNTER BIT */
250 00201E 0500	TEST BTST.L D2,00	; REPEAT
260 002020 6704	BEQ.S BIT0	; ! IF BIT D2 <> 0 THEN
270 002022 610C	BSR.S DISPLAY1	; !!! /* DISPLAYED 1 */
280 002024 6002	BRA.S SUIT	; ! ELSE
290 002026 6112	BIT0 BSR.S DISPLAYD	; !!! /* DISPLAYED 0 */
300 002028 51CAFF4	SUIT DBRA D2,TEST	; ! ENDIF
310 002020 241F	MOVE.L (SP)+,D2	; UNTIL D2=-1
320 00202E 4E75	RTS ;	RESTORE REGISTER
330 *		
340 002030 2F06	DISPLAY1 MOVE.L D6,-(SP)	; SAVE ALTERED REGISTER
350 002032 7C31	MOVEQ #\$31,D6	; D6.B:= '1'
360 002034 610E	BSR.S TSTACIA	;
370 002036 2C1F	MOVE.L (SP)+,D6	; RESTORE REGISTER
380 002038 4E75	RTS ;	RETURN
390 *		
400 00203A 2F06	DISPLAYD MOVE.L D6,-(SP)	; SAVE ALTERED REGISTER
410 00203C 7C30	MOVEQ #\$30,D6	; D6.B:= '0'
420 00203E 6104	BSR.S TSTACIA	;
430 002040 2C1F	MOVE.L (SP)+,D6	; RESTORE REGISTER
440 002042 4E75	RTS ;	RETURN
450 *		
460 002044 08160001	TSTACIA BTST.B #1,(A6)	; ACIA READY ?
470 002048 67FA	BEQ.S TSTACIA	; NO BRANCH TSTACIA
480 00204A 10460002	MOVE.B D6,2(A6)	; YES TRANSMIT CHAR
490 00204E 4E75	RTS ;	
510 002050 00000004	LWORD DS.L 1	; RESERVE 1 LONG WORD
520 002054 00000014	DS.L 5	; RESERVE 5 LONG WORD FOR THE STACK
530		
540 00002068	STACK EQU *	
550	END	

***** TOTAL ERRORS 0-- 0

Simulation

```

* 
> * SIMULATION PROGRAM
> * =====
> *
> *
> * 2050.L= LONG WORD
> *
> 2050.L
* 002050 > A0A0A0A0
* 002054 >
> 2000:G
10100000101000001010000010100000
> *
> *
> 2050.L
* 002050 > FFFFFFFF
* 002054 >
> *
> 2000:G

```

The program shown in listing 6.5 counts the number of ls in a long word.

Listing 6.5

```

20
30
40 * PROGRAM TO COUNT THE NUMBER OF "1" IN A LONG WORD *
50
60 ****

80
90 * FUNCTION REGISTERS
100 *
110 * D0.B = COUNT BIT
120 * D1.B = COUNT LOOP
130 * D2.L = LONG WORD
140 *
150     00002000      ORG    $2000

170 002000 4FF82048      LEA.L  STACK,SP      ; INITIALISE STACK POINTER SSP
180 002004 2438202E      MOVE.L  (LWORD),D2      ; D2:= (LWORD)
190 002008 6104          BSR.S   TST0      ;
200 00200A 4E41          TRAP    #1          ; RETURN TO EUROMAK 68000 SYSTEM
210 00200C 0000          DC.W    0          ;

230 00200E 48E70000      TST0    MOVEM.L D0-D1,-(SP)      ; SAVE ALTERED REGISTERS
240 002012 4200          CLR.B   D0          ; D0.B := 0 /* COUNT BIT "1" */
250 002014 721F          MOVEQ   #31,D1      ; D1.B :=31
260 002016 4A82          LOOP1   TST.L  D2          ; D0 WHILE D2 <> 0
270 002018 670A          BEQ.S   ENDPGM      ;
280 00201A 0382          BCLR.L D1,D2      ; ! IF NUMB BIT <> 0 THEN
290 00201C 6702          BEQ.S   LOOP      ; ! Z:=0 ; NUMB BIT:=0; D0:=D0+1
300 00201E 5200          ADDQ.B #1,D0      ; ! ELSE
310 002020 51C9FFF4      LOOP    DBRA   D1,LOOP1      ; ! ! Z:=1 ; NUMB BIT:=0
320 002024 11C02032      ENDPGM  MOVE.B D0,NUMB      ; ! ENDIF
330 002028 4CDF0003      MOVEM.L (SP)+,D0-D1      ; ENDDO
340 00202C 4E75          RTS      ;

360 00202E 00000004      LWORD   DS.L   1
370 002032 00000002      NUMB    DS.W   1
380 002034 00000014      DS.L    5
390     00002048          STACK    EQU    *
400

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 505 SYMBOL ENTRIES LEFT

ENDPROGR	002024	LOOP	002020	LOOP1	002016	LWORD	00202E
NUMB	002032	STACK	002048	TSTO	00200E		

```

        *
> * SIMULATION PROGRAM:
> * -----
> *
> 202E.L
* 00202E > 00000007
* 002032 >
> *
> * JUST BEFORE PROGRAM EXECUTION
> * -----
> *
> 2032 0300-
> 2032 0300-0000
> 2000;G
> *
> * AFTER EXECUTION
> * -----
> *
> 2032 0300-
> *
> * JUST BEFORE PROGRAM EXECUTION
> * -----
> *
> 202E.L
* 00202E > FFFFFFFF
* 002032 >
> *
> 2032 0300-
> 2000;G
> *
> * AFTER EXECUTION
> * -----
> 2032 2000-
> *
> 202E.L
* 00202E > FFFFFFFE
* 002032 >
> 2000;G
> 2032 1F00-
> *
> *
> 202E FFFF-0000 FFFE-0000
> *
> 2032 1F00-
> 2000;G
> *
> * AFTER EXECUTION
> * -----
> 2032 0000-
>
```

LSL, LSR, ROL, ROR, ROXL, ROXR, ASL, ASR INSTRUCTIONS

1 Role of the Instructions

Rotate and shift operations are carried out on byte, word or long word from bits 1 to 8 in static or from

bits 1 to 63 in dynamic (when the destination is a Dn register). On the other hand, if the destination location is a memory position, operations on it can only be carried out on one bit.

2 Syntax of the Instructions

Static : #Cnt,Dn

ASR.W #cnt,Dn

ASR.W : instruction mnemonic, Arithmetic Shift Right
 #cnt : shift count (1 to 8 maximum)
 Dn : destination register




Figure 6.8

Example

ROL.W #8,Dn




Figure 6.9

Dynamic : Dm,Dn

The total number of rotations or elementary shifts of the content of Dn is specified by the 6 low order bits of register Dm (modulo 64).




Figure 6.10

Example

The maximum number of rotations or shifts is equal to

$$N = 1 + 2 + 4 + 8 + 16 + 32 = 63$$

Programming

```
MOVEQ #$08,Dm    load number of operations
                  to be carried out
                  (for our example 8 - 2 )
```

```
LSR.W Dm,Dn      8 logical shifts right in Dn
```

Memory Position

If the destination location (dst) is an address, all memory addressing modes are authorised, except for immediate (# Op, dst), relative and relative indexed.

However, the word is the only authorised size.

Example

```
ROXR.W dst
```

ROXR.W : instruction mnemonic, rotate operand extended right
 dst : destination effective address

The instruction ROXR.W dst causes a rotation of one bit to the right.




Figure 6.11

MULU AND MULS INSTRUCTIONS

Program Example

The program shown in listing 6.6 carries out a BCD \rightarrow binary conversion and displays the result (see simulation).

Listing 6.6

```

30      ****
40      *
50      * USING "MULU and MULS" INSTRUCTIONS *
60      *
70      * WRITTEN BY: PATRICK JAULENT
80      * MACMILLAN EDITION
90      *
100     ****
110     *
120     ** BCD --> BINARY CONVERSION
130     * =====
140     * RESULT DISPLAY IN BINARY

160     0001F9E9    ADDRACIA EQU    $1F9E9          ;ACIA 6850 SYSTEM EUROMAK 68000
180     00002000    ORG     $2000

200 002000 4FF82156    LEA.L  STACK,SP          ;INITIALISE STACK SSP
210 002004 4BF90001F9E9   LEA.L  ADDRACIA,A5        ;A5.L:= ADDRESS ACIA 6850
220 00200A 3F38208C    MOVE.W NUMBERBCD,-(SP)      ;
230 00200E 610A    BSR.S  CONVERSION      ;
240 002010 321F    MOVE.W (SP)+,D1          ; RESTORE RESULT
250 002012 615E    BSR.S  PCRLF      ;
260 002014 6134    BSR.S  DISPLAYED      ;
270 002016 4E41    TRAP   #1              ;
280 002018 0000    DC.W   0               ;

```

```

300
310
320
330
340
350
360
370
390 00201A 48E77800      CONVERSION MOVEM.L D1-D4,-(SP)      ;SAVE ALTERED REGISTERS
400 00201E 322F0014      MOVE.W 20(SP),D1      ;LOAD NUMBER BCD
410 002022 4283      CLR.L  D3      ;D3.L:=0
420 002024 4284      CLR.L  D4      ;D4.L:=0
430 002026 7401      MOVEQ #1,02      ;INITIALIZATION MULTIPLICAND
440 002028 0C422710      LOOP    CMP1.W #10000,D2      ; DO WHILE D2 < #$1000
450 002020 6C12      BGE.S  EXIT      ; !
460 00202E 3801      MOVE.W  D1,D4      ; ! D4.W:=D1
470 002030 0244000F      ANDI.W  #$F,D4      ; ! /* MASQ DIGIT LOW */
480 002034 C8C2      MULU   D2,D4      ; ! D4.W*D2.W:=D4.L
490 002036 0644      ADD.W  D4,D3      ; ! D3.W+D4.W:=D3
500 002038 E849      LSR.W  #4,D1      ; ! /* SHIFT NYBBLE TO HIGH */
510 00203A C4FC00DA      MULU   #10,D2      ; ! D2.W*10:=D2.L
520 00203E 60E8      BRA.S  LOOP      ; ENDDO
530 002040 3F430014      EXIT    MOVE.W  D3,20(SP)      ; STORE RESULT
540 002044 4CDF001E      MOVEM.L (SP)+,D1-D4      ; RESTORE REGISTERS
550 002048 4E75      RTS
570
580
590
610 00204A 48E7F000      DISPLAYED MOVEM.L D0-D3,-(SP)      ; SAVE ALTERED REGISTERS
620 00204E 7403      MOVEQ #4-1,D2      ; NYBBLE NUMBER
630 002050 7603      RBIN1  MOVEQ #4-1,D3      ; BITS BUMBER
640 002052 7020      MOVEQ #$20,D0      ; ASCII SPACE
650 002054 612A      BSR.S  OUTCH1      ; OUTPUT CHAR.
660 002056 103C0030      RBIN2  MOVE.B #'0',D0      ; ASCII 0
670 00205A E349      LSL.W  #1,D1      ;
680 00205C 6404      BCC.S  RBIN3      ; IF BIT =0 THEN
690 00205E 103C0031      MOVE.B #'1',D0      ; ! /* 0 ,DISPLAYED */
700 002062 611C      RBIN3  BSR.S  OUTCH1      ; ELSE
710 002064 51CBFFF0      DBRA   D3,RBIN2      ; ! /* 1 ,DISPLAYED */
720 002068 51CAFFE6      DBRA   D2,RBIN1      ; ENDIF
730 00206C 4CDF000F      MOVEM.L (SP)+,D0-D3      ; RESTORE REGISTERS
740 002070 4E75      RTS
760
770
780
800 002072 2F00      PCRLF  MOVE.L  D0,-(SP)
810 002074 700A      MOVEQ  #$0A,D0
820 002076 6108      BSR.S  OUTCH1
830 002078 700D      MOVEQ  #$0D,D0
840 00207A 6104      BSR.S  OUTCH1
850 00207C 201F      MOVE.L  (SP)+,D0
860 00207E 4E75      RTS

```

```

880          *
890          ** SUBROUTINE TRANSMIT CHARACTER
900          * =====
920 002080 08150001  OUTCH1 BTST.B #1,(A5)      : TEST ACIA TRANSMIT READY ?
930 002084 67FA      BEQ.S  OUTCH1
940 002086 18400002  MOVE.B DD,2(A5)      :
950 00208A 4E75      RTS      : OK . TRANSMIT CHAR.

970 00208C 00000002  NUMBERBCD DS.W   1
980 00208E 00000008      DS.L    50
990      00002156  STACK   EQU    *
1000      END

***** TOTAL ERRORS 0-- 0

```

SYMBOL TABLE - APPROXIMATELY 500 SYMBOL ENTRIES LEFT

ADDRACIA	01F9E9	CONVERSI	00201A	DISPLAYE	00204A	EXIT	002040
LOOP	002028	NUMBERBC	00208C	OUTCH1	002080	PCLRFL	002072
RBIN1	002050	RBIN2	002056	RBIN3	002062	STACK	002156

```

*  

> * SIMULATION PROGRAM  

> * =====  

> *  

> * 208E.W = NUMBER BCD  

> *  

> *  

> 208E.W  

* 00208E > 0010  

* 002090 >  

> 2000;G  

0000 0000 0000 1010  

> *  

> *  

> 208E.W  

* 00208E > 0100  

* 002090 >  

> 2000;G  

0000 0000 0110 0100  

> *  

> *  

> 208E.W  

* 00208E > 1000  

* 002090 >  

> 2000;G  

0000 0011 1110 1000  

> *  

> *

```

ABCD AND SBCD INSTRUCTIONS

1 Role of ABCD and SBCD

The instructions ABCD and SBCD carry out the addition and the subtraction of operands using binary coded decimal arithmetic. Both operations are byte only.

As a consequence, the MC 68000 has no need of the well known decimal adjustment instruction DAA that 8-bit microprocessors like the MC 6800 and MC 6809 possess.

These instructions (ABCD and SBCD) add and subtract the source operand to/from the destination operand, taking account of the extend bit, and store the result in the destination location.

2 Syntax of ABCD and SBCD

The ABCD and SBCD instructions use only two addressing modes, as follows.

Data Register Direct, where the source operand and the destination operand are respectively contained in a register Dn.

Example

ABCD Dn, Dn1
SBCD Dn, Dn1



Predecrement Register Indirect addressing where the source and destination operands are stored in the addresses to by the registers An.

Example

ABCD - (An), -(An1)
SBCD - (An), -(An1)



Choice of Address Mode Explained

Motorola's choice of the addressing mode with predecrementation is justified by the type of calculation involved.




Figure 6.12

In fact, decimal arithmetic calculation requires numbers (operands) to be handled as shown in the figure below; that is, from the least significant digit (LSB) towards the most significant digit (MSB).

The predecrement address mode carries out the calculation of the LSB digits (stored in the MSB addresses) towards the MSB digits (stored in the LSB addresses), thus facilitating the reading of the result into memory.

$$(\text{Destination}) + (\text{Source}) + (X) \rightarrow \text{Destination}$$




Figure 6.13 The instruction `ABCD -(An), -(An1)`. How it functions.

Program Example

The program of listing 6.7 demonstrates the use of the `ABCD` instruction.

Listing 6.7

```

20          ****
30          *
40          *      USE      "ABCD"      INSTRUCTION
50          *
60          *      WRITTEN BY: PATRICK JAULENT
70          *      EDITION : MACMILLAN
80          ****
90
100         *
110         * ADD THE SOURCE OPERAND TO THE DESTINATION OPERAND ALONG WITH THE
120         * EXTEND BIT (X), AND STORE RESULT IN THE DESTINATION .
130         *
140     00002000      ORG      $2000
150
160 002000 41FB8204      LEA.L DESTINATION,A0      ; INITIALISE POINTER DEST.
170 002004 43F8201E      LEA.L SOURCE,A1      ; INITIALISE SOURCE POINTER.

```

```

180          *
190 002008 7204      MOVEQ #5-1,D1           ; NUMBER OPERATION
200 00200A 023000F    ANDI.B #$0F,CCR        ; X:=0
210 00200E C109      LOOP ABCD -(A1),-(AD)   ;
220 002010 51C9FFFC   DBRA D1,LOOP          ;
230 002014 4E41      TRAP #1                ;
240 002016 0000      DC.W 0                 ;

260 002018 00000006   DS.B 6
270      0000201E    SOURCE EQU *
280 00201E 00000006   DS.B 6
290      00002024    DESTINATION EQU *
300          END

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 509 SYMBOL ENTRIES LEFT

DESTINAT 002024 LOOP 00200E SOURCE 00201E

Simulation

```

* * * SIMULATION PROGRAM:
* * =====
* *
* * DESTINATION:
* * -----
* *
* 201F.B
* 00201F > 98
* 002020 > 10
* 002021 > 15
* 002022 > 90
* 002023 > 10
* 002024 >
* *
* * SOURCE:
* * -----
* *
* 2019.B
* 002019 > 02
* 00201A > 30
* 00201B > 60
* 00201C > 10
* 00201D > 80
* 00201E >
* *
* 2000;G
* *
* * RESULT --> DESTINATION
* * -----
* *
* 201F > 00201E 9000-- 4076-- 0090--
* *
* * DESTINATION:
* * -----
* *
* 201F.B
* 00201F > 00

```

```

* 002020 > 99
* 002021 > 99
* 002022 > 99
* 002023 > 99
* 002024 >
> *
> * SORCE
> * SOURCE:
> * -----
> *
> 2019.B
* 002019 > 00
* 00201A > 99
* 00201B > 99
* 00201C > 99
* 00201D > 99
* 00201E >
> *
> *
> 2000;G
> *
> * RESULT ----> DESTINATION
> * -----
> 201F > 00201E 9001- 9999- 9998-
`-

```

DIVU and DIVS INSTRUCTIONS

1 Role of DIVU and DIVS

The DIVU and DIVS instructions tell the MC 68000 to divide the 32 bits of a data register (destination) by the 16 bits of one of the following

an operand	DIVU #16,d Dn DIVS #16,d Dn
a memory position	DIVU saddr,d Dn DIVS saddr,d Dn
the low order bits of a register Dn	DIVU sDn,d Dn DIVS sDn,d Dn

2 How the Instruction is Executed

(Destination) : (Source) -> Destination




Figure 6.14

See also the program in listing 6.8.

Details

Both source and destination cannot be an address register.

Any zero division causes a trap.

If overflow occurs the 68000 does not carry out the division (the registers are not modified) but sets V to 1.

Listing 6.8

```

*
> **** DIV U AND DIV S INSTRUCTIONS ****
*
> *      ^ DIV U      AND      DIV S " INSTRUCTIONS *
*
> * **** **** **** **** **** **** **** **** **** ****
*
> * PROGRAM:
> * -----
> *
> *      $80C1      DIVU D1,DO
> *      $4E76      TRAPV
> *      $4E71      NOP
> *      $60FE      BRA *
> *
> *
> 2000 0022-80C1
> 002002 06D2-4E76      loading of program
> 2004 008E-4E71
> 2006 0911-60FE
> *
> *
> * FIRST SIMULATION:
> * -----
> *
> *
> *
> *
> .DO = 00000000 -0000FFFF      Dividend
> .D1 = 00000000 -00000002      Divisor
> ;R PC= 000400 # 0050  S=0 S 000  C= ....  SP= 00000600
      DO= 0000FFFF  D1= 00000002  D2= 00000000  D3= 00000000
      D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
      A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
      A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600
> *
> * BEFORE EXECUTION
> * -----
> 2000;G      Quotient
* ABRT PC= 002006 # 60FE  S=0 S 000  C= ....  SP= 00000600
      DO= 00017FFF  D1= 00000002  D2= 00000000  D3= 00000000
      D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
      A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
      A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600
> * Remainder
> * AFTER EXECUTION
> * -----

```

```

* 
> * SECOND SIMULATION:
> *
> *
> .D1 = 00000002 -0000000000      Divisor
> .D0 = 00017FFF -00002222      Dividend
> !R PC= 002006 # 60FE    S=0 S 000   C= .... SP= 00000600
      D0= 00002222  D1= 00000000  D2= 00000000  D3= 00000000
      D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
      A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
      A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600

> *
> * BEFORE EXECUTION:
> *
> *
> 2000:G
* DIV-- ERR! 0000 00000000 0000
REG:  PC= 002002 # 4E76    S=0 S 000   C= ..Z.. SP= 00000600
      D0= 00002222  D1= 00000000  D2= 00000000  D3= 00000000
      D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
      A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
      A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600

> *
> * DIVISION BY ZERO !!!
> *
> *
> * THIRD SIMULATION:
> *
> *
> .D1 = 00000000 -00000004      Divisor
> .D0 = 00002222 -FFFFFFFE      Dividend
> *
> 2000:G
* TRV-- ERR! 0000 00000000 0000          V := 1
REG:  PC= 002004 # 4E71    S=0 S 000   C= .N.V. SP= 00000600
      D0= FFFFFFFF  D1= 00000004  D2= 00000000  D3= 00000000
      D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
      A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
      A4= 00000000  A5= 00000000  A6= 00000000  A7= 00000600

> *
> * " V:=1 IF OVERFLOW
> *
> *

```

CHK INSTRUCTION

1 Role of CHK

The CHK instruction compares the 16 low order bits of a data register with a bounded value.

By definition, the lower bound is zero and the upper bound is a 16-bit number.




Figure 6.15

The trap operates when the value that is examined, which is contained in a register Dn, does not belong to the interval.

It should be noted that for the CHK instruction the inequalities are always strict.

2 Syntax of CHK

In assembler

```
CHK <ea>, Dn
Effective address _____ ↑ Data register
```

In pseudo-code

```
IF Dn < L THEN
| TRAP CHK
ELSE
| IF Dn > H THEN
| | TRAP CHK
| ELSE
| | Execution of next instruction
| ENDIF
ENDIF
```

ENDIF

Application Exercises

1. Write in 68000 assembly language a program to search for a value called entry in a table. If this entry (\$000F for our example) is not found in the table - arbitrarily fixed at five words - the program will need to be rerouted into the TRAP CHK, with the aim of displaying the message "Value not found in table". On the other hand, if the entry is present, the system returns to the control of the monitor.

The algorithm used to search for the entry will need to be established in pseudo-code and the program written in position independent code.

Suggested solution

*Pseudo-code

```
/*STACK INITIALISATION*/
/*VECTOR CHK INITIALISATION*/
/*TABLE ADDRESS INITIALISATION*/
NUMBER : = 5
READ 1 VALUE IN TABLE
IF VALUE <> ENTRY THEN
    NUMBER : = NUMBER - 1
    IF NUMBER <> -1 THEN
        | REPEAT
    ELSE
```

```

    |   DISPLAY "VALUE NOT FOUND IN TABLE"
    | ENDIF
ELSE
    | /*RETURN MONITOR*/
ENDIF

```

Listing 6.9

```

20
30
40
50
60
70
80
*****+
* SEARCH A TABLE OF 5 WORDS FOR SPECIFIC OPERAND (#$DDDF) *
* IF NOT FOUND THEN "TRAP CHK" *
* THE PROGRAM IS WRITTEN IN A "RORG" SECTION *
* +
*****+
100      0001E178    OUTMES EQU    $1E178          ; SUBROUTINE PRINT STRING OF CHARS
110      00000018    VECTORCHK EQU    6*4           ; ADDRESS VECTOR TRAP CHK
120      00000005    NUMBER EQU    5               ; SIZE TABLE
140      00002000    RORG   $2000
160 002000 4FFA013E      LEA.L  STACK,SP          ; INITIALISE POINTER SSP
170 002004 41FA001C      LEA.L  TRAPCHK,A0          ; A0:= ADDRESS PROGRAM EXCEPTION CHK
180 002008 21C80018      MOVE.L  A0,VECTORCHK        ; INITIALISE EXCEPTION VECTOR CHK
190 00200C 43FA0028      LEA.L  TABLE,A1          ; INITIALISE ADDRESS TABLE
200 002010 7204      MOVEQ   #NUMBER-1,D1        ; INITIALISE SIZE TABLE
210 002012 DC59000F      LOOP    CMP.I  #$$000F,(A1)+  ; DO WHILE MEM[A1] <> #$F AND D1 <-1
220 002016 57C9FFFF      DBEQ   D1,LOOP          ; ! /READ MEM[A1]; A1:=A1+2
230 00201A 438C0005      CHK    #NUMBER,D1          ; ENDDO
240 00201E 4E41      TRAP   #1               ; IF D1 < 0 THEN "TRAP CHK"
250 002020 0000      DC.W   0
270      00002022    TRAPCHK EQU    *
280 002022 48E7FFF       MOVEM.L DD-D7/A0-A6,-(SP)
290 002026 41FA0018      LEA    TEXT,A0          ; INITIALISE A0 BEGIN STRING OF CHARS
300 00202A 4EB90001E178  JSR    OUTMES          ;
310 002030 4CDF7FFF      MOVEM.L (SP)+,DD-D7/A0-A6
320 002034 4E73      RTE
340 002036 0000000A      TABLE   DS.W   5          ; STORAGE BLOCK FOR 5 WORDS
350 002040 20          TEXT    DC.B   '          ; THE OPERAND IS NOT FOUND IN TABLE !!! '
360 002074 0A          DC.B   $0A,$0D,4
370 002078 000000C8      DS.L   50
380      00002140    STACK   EQU    *
390
***** TOTAL ERRORS 0-- 0

```

SYMBOL TABLE - APPROXIMATELY 504 SYMBOL ENTRIES LEFT

LOOP	002012	NUMBER	000005	OUTMES	01E178	STACK	002140
TABLE	002036	TEXT	002040	TRAPCHK	002022	VECTORCHK	000018

Simulation

```

* **** S I M U L A T I O N P R O G R A M :
* -----
* * 2036.W IN 2040.W = STORAGE BLOCK FOR 5 WORDS
* -----
* *
* 2036.W
* 002036 > 0000
* 002038 > 6666
* 00203A > 8888
* 00203C > DDDD
* 00203E > 9999
* 002040 > 000F
* 002042 >
> 2000:6      THE OPERAND IS NOT FOUND IN TABLE !!!
* *
* *
* 2036.W
* 002036 > 0000
* 002038 > 6666
* 00203A > 8888
* 00203C > EEEE
* 00203E > 000F
* 002040 >
> 2000:6
* *
* * CORRECT
* * -----
*

```

2. The program that follows is especially interesting since it allows the following expression to be tested

$$-|N| \leqslant \text{number} \leqslant +|N|$$

Listing 6.10

```

20          ****
30          *
40          *      EXCEPTION : CHK INSTRUCTION
50          *
60          *      -|N| <= NUMBER <= +|N|
70          *
80          ****
100         0001E178    OUTMES EQU    $1E178           ; MONITOR SUBROUTINE PRINT CHAR
110         00000018    VECTORCHK EQU    6*4            ; VECTOR TRAP CHK
130         00002000    ORG     $2000
150         002000 4FF820E6    LEA.L   STACK,SP           ; INITIALIZE STACK POINTER SSP
160         002004 21FC00002034
170             0018    MOVE.L   #TRAPCHK,VECTORCHK ; INITIALIZE CHK INSTRUCTION
180         00200C 31FC10002048    MOVE.W   $$1000,H           ; LIMIT H

```

```

190 002012 31FCE000204A      MOVE.W #-$2000,L          ; LIMIT L
200 002018 3038204C      MOVE.W NUMBER,DO          ; LOAD NUMBER FOR CHECK
210      *
220 00201C 9078204A      SUB.W  L,DO          ; DO:=DO-L
230 002020 3238204A      MOVE.W L,D1          ; D1:=L
240 002024 93782048      SUB.W  D1,H          ; H:=H-D1
250      *
260      * -----[-----]
270      * L=-$2000  NUMBER  H=$1000
280      *
290 002028 41B82048      CHK   H,DO          ; IF DO < -$2000 THEN
300 00202C 0078204A      ADD.W  L,DO          ; ! /* TRAP CHK */
310 002030 4E41      TRAP   #1          ; ELSE IF DO> $1000 THEN
320 002032 0000      DC.W   0           ; ! ! /* TRAP CHK */
330      *
340      *
350      *
360 00002034      TRAPCHK EQU   *          ; SAVE ALTERED REGISTERS
370 002034 48E7FFFF      MOVEM.L DD-07/A0-A6,-(SP)
380 002038 41F8204E      LEA.L  TEXT,A0          ; A0:= @ TEXT
390 00203C 4EB90001E178    JSR    OUTMES          ;
400 002042 4CDF7FFF      MOVEM.L (SP)+,DD-07/A0-A6
410 002046 4E73      RTE
420      *
430      * RESERVE
440      *
450 002048 00000002      H     DS.W  1           ; ADDRESS LIMIT H
460 00204A 00000002      L     DS.W  1           ; ADDRESS LIMIT L
470 00204C 00000002      NUMBER DS.W  1           ; NUMBER FOR CONTROL

490 00204E 0A      TEXT   DC.B  $0A,$00
500 002050 20      DC.B  '           TRAP   CHK
510 002064 0A      DC.B  $0A,$0D,04
520 00206E 00000078    DS.L   30
530 000020E6      STACK  EQU   *
540

```

***** TOTAL ERRORS 0-- 0

Simulation

```

> * SIMULATION PROGRAM:
> * =====
> *
> * 204C.W = NUMBER FOR CONTROL.
> *
> 204C.W
* 00204C > 1000
* 00204E >
> 2000;G
> *
> *
> 204C.W
* 00204C > 1001
* 00204E >
> 2000;G
      TRAP   CHK

```

```

> *
> *
> 204C.W
* 00204C > E000
* 00204E >
> *
> 2000;G
> *
> 204C.W
* 00204C > DFFF
* 00204E >
> *
> 2000;G
      TRAP     CHK

>
> *
> *
> 204C.W
* 00204C > FFFF
* 00204E >
> 2000;G
>

```

MOVEM INSTRUCTION

1 Role of MOVEM

The different versions of the MOVEM instruction transfer, according to a predetermined order, a list of address and/or data registers to or from a block of memory.

The second word of the instruction (the first always being the op-code) is established from a 16-bit order table, in which each register occupies one bit, so that any combination of the 16 registers can be specified by the instruction.

2 Syntax of MOVEM

Whatever type of transfer is involved, whether registers to memory or memory to registers, the size specified by the instruction is word, which is the default size, or long word.

1. We take as a first example the transfer of a list of registers to a block of memory (see figure 6.16).

MOVEM.W A1/A5/D2/D4,\$1000

MOVEM.W	: instruction mnemonic and size (word)
A1/A5/D2/D4	: list of registers whose 16 LSB bits are transferred to the memory block.
\$1000	: destination effective address automatically incremented by two if the size is word (or by 4 if it is long word)




Figure 6.16 MOVEM.W A1/A5/D2/D4,\$1000




Figure 6.17 MOVEM.L A0-A2/D0-D2,-(SP)

2. Our second example is the transfer of a list of registers to a memory block (stack) in predecrement mode (see figure 6.17).

MOVEM.L : instruction mnemonic and size (long word)
 A0-A2/D0-D2 : the 32 bits of each register in the list are transferred to the stack.
 -(SP) : stack pointer requested in predecrement mode

Listing 6.11

```

20          ****
30          *
40          *      U S E      O F "M O V E M"      I N S T R U C T I O N
50          *
60          ****
80          *
90          * COPY N BYTES FROM ONE LOCATION TO ANOTHER LET L (LENGTH) BE
100         * 2048 (2 K BYTES)
110         * EXEMPLE: 2048/32=64 LOOPS
120         * -----
130         *
140         * A0 =POINTS TO THE SOURCE BLOCK
150         * A1 =POINTS TO THE DESTINATION BLOCK
160         * D0 =NUMBER OF 32 BYTES TO MOVE
170         *
180     00002000      RORG    $2000
200 002000 41FAFFFE      LEA.L   SOURCE-32,A0      ;POINTER TO SOURCE
210 002004 43FA101A      LEA.L   DESTINATION,A1    ;POINTER TO DESTINATION
220 002008 303C0800      MOVE.W  #64*32,D0      ;COUNT BYTES TO XFER
230         *
240 00200C 4CF004FE0000  LOOP    MOVEM.L D(A0,D0.W),D1-D7/A2  ;REPEAT
250 002012 48E17F20      MOVEM.L D1-D7/A2,-(A1)  ;! /* MOVE DATA IN */
260 002016 04400020      SUBI.W  #32,D0      ;! /* SEND DATA OUT */
270 00201A 66FD          BNE.S   LOOP      ;! D0:=D0-32
280 00201C 4E41          TRAP    #1      ;UNTIL D0=0
290 00201E 0000          DC.W    0
310     00002020      SOURCE  EQU    *
320 002020 00000800      DS.B    64*32
330 002820 00000800      DS.B    64*32
340     00003020      DESTINATION EQU  *
350           END
***** TOTAL ERRORS  0-- 0

```

SYMBOL TABLE - APPROXIMATELY 509 SYMBOL ENTRIES LEFT

DESTINAT	003020	LOOP	00200C	SOURCE	002020
----------	--------	------	--------	--------	--------

3. Our third example is the transfer of a memory block to a list of registers in postincrement mode (see figure 6.18).

MOVEM.L (SP)+,D0-D7/A0-A6

MOVEM.L : instruction mnemonic and size (long word)
 (SP)+ : stack pointer used in postincrement mode
 D0-D7/A0-A6: list of registers loaded with the contents
 of addresses pointed to by SP*.

*Note that the intervals of a list of registers are indicated by dashes and the different register names by the slash symbol. For example,
 A0-A3/D0-D4 means A0, A1, A2, A3 and D0, D1, D2, D3, D4
 A0/A4/D0/D6 means A0, A4 and D0, D6.




Figure 6.18 `MOVEM.L(SP)+,D0-D7/A0-A6`

MOVEP INSTRUCTION

The MOVEP instruction facilitates access to the peripheral devices that occupy alternate bytes in a memory area.

1 Some Reminders about Addressing

When the MC 68000 processor wishes to interact with an 8-bit memory location, it uses the internal bit A0 to select the even address ($A0 = 0$) or odd address ($A0 = 1$) and the outputs LDS and UDS to enable the lines, whether lower D0-D7 (LDS = 0) or upper D8-D15 (UDS = 0).

2 Role of MOVEP

The MOVEP instruction allows one to program the 8-bit peripheral circuits of the MC 6800 (PIA 6821, PTM 6840) or MC 68000 (PI/T 68230) via the lower line (D0-D7) if the peripheral address is odd, or via the upper line (D8-D15) if the address is even.

3 Syntax of MOVEP

In assembler

MOVEP.W d16(An),Dn	Read from peripheral
MOVEP.L d16(An),Dn	

MOVEP.W Dn,d16(An)	Write to peripheral
MOVEP.L Dn,d16(An)	

4 Programming Examples

Without using MOVEP

Let us assume that we wish to program the PIA 6821 circuit according to the model shown in figure 6.19, assuming that this circuit occupies odd addresses (4) that are programmable via the lower line.




Figure 6.19 Programming: ports A and B on output; interrupt on CA1 authorised; access to ORA and ORB.




Figure 6.20 Memory positioning of peripheral

Program *Equivalences*

PIADOA	EQU \$1DFF1	Direction/data registers of port A
PIADOB	EQU PIADOA +2	Direction/data registers of port B
PIACRA	EQU PIADOA +4	Control register of port A
PIACRB	EQU PIADOA +6	Control register of port B

Program

```

MOVE.B #$FF,PIADOA      Port A on output
MOVE.B #$FF,PIADOB      Port B on output
MOVE.B #$05,PIACRA      Interrupt authorised
                        on CAL, access to ORA
MOVE.B #$04,PIACRB      Access to ORB

```

The above is exactly the same method of programming as with the MC 6800.

Using MOVEP**Program *Equivalence***

```

PIADOA EQU $1DFF1      Base address of peripheral
                        circuit
MOVE.L # PIADOA,A6      Base initialisation
                        address
MOVE.L #$FFFF0504,D1     Loading of command long
                        word of PIA
MOVEP.L D1,0(A6)        Transfer of contents of D1
                        to alternate byte memory

```

After each byte transfer, the address specified by A6 is incremented by two (register A6 is not modified).

Programming Exercise

Let us suppose that we want to write in 68000 source language the initialisation program of N peripheral PIA 6821 circuits. The operands (32 bits) belonging to each peripheral circuit are stored in a table, whose begin address is MEMTABLE.




Figure 6.21

Program

MOVEQ # N,D0	Initialisation of number of peripherals
LEA MEMTABLE,A0	Loading A0 with MEMTABLE address
LEA PERIPHERAL,A1	Loading A1 with peripheral address
BRA IN	Adjustment of primitive DBF

```

LOOP MOVE.L (A0)+,D1      Loading of programming
                           long word (A0) + 4 -> A0
MOVEP.L D1,0(A1)        Transfer of operand to
                           8-bit peripheral
ADDQ.L #8,A1           Incrementation of
                           table pointer
IN   DBF D0,LOOP
END

```

LINK AND UNLK INSTRUCTIONS

1 Role of LINK and UNLK

These high level instructions allow automatic allocation of an area of memory used for the storage of local variables or for the passing of parameters between two programs.

These instructions simplify the writing of reentrant subroutines that work on areas of memory that belong to the calling program, or shareable subroutines that can be shared by several users.

2 Syntax of LINK and UNLK

LINK (with stack)

Assembler notation

LINK An, # displacement

LINK	: instruction mnemonic
An	: represents the block pointer (frame pointer FP). Only address registers A0-A6 can be used as FP, as A7 represents the stack pointer.
# displacement	: signed 16-bit displacement (-32768 ≤ d ≤ + 32767)

The value of the displacement included in the LINK instruction is used to decrement the stack pointer so that it frees a memory location when it is required for storing local variables or parameters. These variables need to be stored in relation to the frame pointer.


Method of Operation

Figure 6.22

1. Saving of the contents of FP to the stack.
 2. Creation of a new FP with the contents of SP.
 3. Reserving of a work area fixed by the addition of SP with displacement.
- UNLK(IN)K (disconnection of stack)
Assembler notation

UNLK An

UNLK : instruction mnemonic
 An : represents the frame pointer
 (block pointer)


Method of Operation

Figure 6.23

1. The stack pointer (SP) is loaded with the contents of the frame pointer (FP).
2. Register FP is loaded with the contents of the address pointed to by SP.

Example

Reserving an area of memory between the main program and the stack pointer

LEA \$ 2000,SP	Initialisation of stack pointer
LEA \$ 2002,A6	Initialisation of frame pointer
LINK A6,#-4	Reserves two words in common zone
NOP	
NOP	
JSR INPUTBCD	Call subroutine INPUTBCD (1st number)
JSR INPUTBCD	Call subroutine INPUTBCD (2nd number)
MOVE.W (A6)+,D5	(A6) -> D5 ; (A6) + 2 -> A6
MULU (A6)+,D5	(A6) x (D5) -> ; (A6) + 2 -> A6
UNLK A6	
:	
:	

Rest of main program

```
INPUTBCD *Capture of ASCII character from keyboard
          *Conformity test
          *Conversion of ASCII character to binary
          (D5 contains the binary number)
MOVE.W D5,-(A6)
RTS
```

We shall now examine the above program in detail.
The two instructions LEA \$2000,SP and LEA \$2002,A6 load the stack pointer SP with \$00002000 and the frame pointer FP with \$00002002.

The instruction LINK A6,#-4 causes the following operations to occur.

1. The "old" FP value (the 32 bits of A6) are saved to the stack.




Figure 6.24 (Part)




Figure 6.24 (Continued)

2. A new FP is created with the contents of the stack pointer SP (remember that SP has been decremented by 4 during the previous operation).

3. A location is reserved in the stack to store two words (4 bytes).

The NOP (no operation) instructions are there to represent the programming of the peripheral circuit (PI/T 68230 or ACIA 6850) connected to a keyboard which, for the purposes of this example, we have not considered it necessary to write.

JSR INPUTBCD, after the return address has been saved to the stack, causes the CPU to jump to the subroutine INPUTBCD.




Figure 6.25

The subroutine INPUTBCD, whose different sequences have been omitted intentionally, instructs the MC 68000 to

- fetch an ASCII character from the keyboard and carry out a conformity test on the character obtained;
- convert this character into binary (D5 contains the binary number);
- store the first number fetched in the reserved area of memory, this operation being carried by the instruction MOVE D5, -(A6), before returning to the calling program via RTS.




Figure 6.26

Instruction JSR INPUTBCD causes the processor to make a new call to the subroutine INPUTBCD, with the aim of storing the second number in reserve.

Instruction RTS returns control to the calling program (SP after RTS points to the second number fetched).




Figure 6.27

Instruction MOVE.W (A6)+,D5 loads the LSB word of the data register D5 with the contents of the address pointed to by register A6(A6 = FP); A6 is then incremented by two in order to complete the addressing with postincrement.




Figure 6.28

The next instruction MULU (A6) +,D5 carries out the unsigned multiplication of the 16 bits pointed to by A6 with the 16 low order bits of register D5. The 32-bit result is available in D5. The content of A6 is then incremented by two (postincrement), which positions FP at address \$00001FFC.




Figure 6.29

Instruction UNLK A6 causes the following

1. Loading of SP with the contents of FP.
2. Loading of FP with the contents of the address pointed to by SP (SP is incremented by 4 after this operation).




Figure 6.30

The following example illustrates the value of the LINK and UNLK instructions in the writing of a subroutine that can be called by several users.




Figure 6.31

Simulation (see figure 6.32)

Program (A) calls the interruptable procedure (B) by means of instruction JSR PROCEDURE B.

The first instruction of procedure (B), namely LINK FP,#d16, reserves for calling program (A) its own working storage area.

While executing procedure (B), the processor is interrupted by an external device (hard or soft processor). After recognising the interrupt, the 68000 saves the program counter and the status register to the supervisor stack, before executing the exception program (C) which itself calls procedure (B) (JSR PROCEDUREB).




Figure 6.32

In a manner similar to the first call of procedure (B), the calling program (C) is provided with its own workspace.

After it has executed procedure (B), the MC 68000 repositions the frame pointer at the state prior to the interrupt by executing the instruction UNLK FP.

Instruction RTS orders the processor to return to the exception program which has to terminate with the instruction RTE, in order to ensure return to procedure (B) for the program to continue. Of course, the workspace currently defined by the frame pointer belongs to program (A).

Instruction UNLK FP resets register FP to its initialisation value, before executing RTS which allows it to return to program (A).

Example of the use of LINK and UNLK

Listing 6.12

```

30      ****
40      *
50      *   USE OF "LINK and UNLK" INSTRUCTIONS *
60      *
70      ****
80      * UNSIGNED DIVISION:
90      *
100     * THE SIMPLEST BINARY DIVISION ALGORITHM IS ALSO BASED ON THE TECHNIQUE
110     * WE LEARNED IN GRAMMAR SCHOOL.
120     *
130     *      DIVISION: 64/32 = 32 BITS REMAINDER
140     *      _____ = 32 BITS QUOTIENT
150     * ALGORITHM "PSEUDOCODE"
160     * =====
170     *
180     * PROCEDURE DIVISION 64 BITS
190     *
200     * ! STATUS :=0
210     * ! DO.L :=MSB DIVIDEND
220     * ! D1.L :=LSB DIVIDEND
230     * ! IF DO.L >= DIVISOR THEN
240     * !
250     * ! ! /* WRITE : " DIVIDE OVERFLOW " */
260     * ! ! /* WRITE : " DIVIDE BY 0 */"
270     * ! ! STATUS :=1
280     * !
290     * ! ELSE
300     * ! ! COUNTER :=32
310     * ! ! DO WHILE COUNT <> 0
320     * !
330     * ! ! D1.L:= D1.L*2
340     * ! ! DO.L:= DO.L*2 WITH X
350     * !
360     * ! ! ! IF C=1 THEN
370     * ! ! !
380     * ! ! ! ! D1.L:=D1.L+1
390     * ! ! ! ! DO.L:=DO.L-DIVISOR
400     * ! ! ! ELSE

```

```

410          * ! ! ! !
420          * ! ! ! ! IF DD.L >= DIVISOR THEN
430          * ! ! ! !
440          * ! ! ! ! D1.L:=D1.L+1
450          * ! ! ! ! DD.L:=DD.L-DIVISOR
460          * ! ! ! !
470          * ! ! ! ! ENDIF
480          * ! ! ! ! ENDC
490          * ! ! !
500          * ! ! ! COUNTER:=COUNTER-1
510          * ! ! ! ENDDO
520          * ! !
530          * ! ! ! REMAINDER :=DD.L
540          * ! ! ! QUOTIENT :=D1.L
550          * !
560          * ! ! ! ENDC
570          * ! ! ! ENDPROCEDURE
580          *

600          *
610          * MACRO
620          * -----
630          SHIFT64 MACRO
640          \# LSL.L #1,\1
650          ROXL.L #1,\2
660          ENDM
670          *
680          * INDEX TABLE
690          * -----
700          *
710          00000000 OLDFFP EQU 0 ;OLD FRAME POINTER
720          FFFFFFFE COUNTER EQU OLDFFP-2 ;COUNTER
730          00000008 DVSR EQU OLDFFP+8 ;DIVISOR (INPUT)
740          0000000C MSBDVD EQU OLDFFP+12 ;MSB DIVIDEND (INPUT)
750          00000010 LSBDVD EQU OLDFFP+16 ;LSB DIVIDEND (INPUT)
760          00000018 STATUS EQU OLDFFP+24 ;STATUS
770          0000001A REMD EQU OLDFFP+26 ;REMAINDER (OUTPUT)
780          0000001E QUOT EQU OLDFFP+30 ;QUOTIENT (OUTPUT)
790          0001E178 OUTMES EQU $1E178 ; OUTPUT STRING OF CHARS

810          *
820          * D1.L = LSB DIVIDEND
830          * DD.L = MSB DIVIDEND
840          * A6.L = FRAME POINTER
850          * A7.L = STACK POINTER
860          *

880          00002000 RORG $2000
900 002000 4FFA0196 LEA.L STACK,A7 ; INITIALISE POINTER SSP
910 002004 0FFCFFFFFF2 ADD.L #-14,A7 ; RESERVE SPACE FOR OUTPUT PARAM
920          *
930 00200A 2F3A0062 MOVE.L LSB DIVIDEND,-(A7) ;
940 00200E 2F3A007A MOVE.L MSB DIVIDEND,-(A7) ;
950 002012 2F3A007E MOVE.L DIVISOR,-(A7) ;
960 002016 6122 BSR.S DIVISION ; PROCEDURE DIVISION
970          *

```

980 002018 4A5F	TST.W	(A7)+	; IF STATUS <> 0 THEN
990 00201A 6610	BNE.S	ERROR	; ! /* WRITE ERROR */
1000 00201C 41FA007C	LEA.L	MEMREMAINDER,AD	;
1010 002020 209F	MOVE.L	(A7)+,(AD)	;
1020 002022 41FA0072	LEA.L	MEMQUOTIENT,AD	;
1030 002026 209F	MOVE.L	(A7)+,(AO)	;
1040 002028 4E41	RETURN	TRAP #1	; RETURN EUROMAK 68000
1050 00202A 0000		DC.W 0	
1060 *			
1070 00202C 41FA0070	ERROR	LEA.L STRINGERROR,AD	
1080 002030 4EB90001E178	JSR	OUTMES	
1090 002036 508F		ADDQ.L #8,A7	
1100 002038 60EE		BRA.S RETURN	
1110 *			
1120 *		* PROCEDURE DIVISION	
1130 *		=====	
1150 00203A 4E56FFFF	DIVISION	LINK A6,#-2	;
1160 00203E 426E0018		CLR.W STATUS(A6)	;
1170 *			
1180 002042 202E000C		MOVE.L MSBDVD(A6),D0	; D0.L:=MSB DIVIDEND
1190 002046 222E0010		MOVE.L LSBDVD(A6),D1	; D1.L:=LSB DIVIDEND
1200 00204A B0AE0008		CMP.L DVSR(A6),D0	;
1210 00204E 6506		BCS.S OK	;
1220 002050 526E0018		ADDQ.W #1,STATUS(A6)	; STATUS:=1
1230 002054 6026		BRA.S EXIT	;
1240 *			
1250 002056 3D7C0020FFFF	OK	MOVE.W #32,COUNTER(A6)	;
1270		SHIFT64 D1,00	
1270 00205C E389	0001	LSL.L #1,D1	
1270 00205E E390		ROXL.L #1,00	
1290 002060 6506		BCS.S INCR1	;
1300 002062 B0AE0008		CMP.L DVSR(A6),D0	;
1310 002066 6506		BCS.S LOOP1	;
1320 002068 5201	INCR1	ADDQ.B #1,D1	;
1330 00206A 90AE0008		SUB.L DVSR(A6),D0	;
1340 00206E 536EFFFE	LOOP1	SUBQ.W #1,COUNTER(A6)	;
1350 002072 6EE8		BGT.S 0001	
1360			
1370 *			
1380 002074 2040001A		MOVE.L D0,REMD(A6)	;
1390 002078 2041001E		MOVE.L D1,QUOT(A6)	;
1400 00207C 4E5E	EXIT	UNLK A6	
1410 *			
1420 00207E 2F570010		MOVE.L (A7),16(A7)	;
1430 002082 DFFC00000010		ADD.L #16,A7	;
1440 002088 4E75		RTS	
1460 00208A 00000004		MSBDIVIDEND DS.L 1	
1470 00208E 00000004		LSBDIVIDEND DS.L 1	
1480 002092 00000004		DIVISOR DS.L 1	
1490 002096 00000004		MEMQUOTIENT DS.L 1	
1500 00209A 00000004		MEMREMAINDER DS.L 1	
1520 00209E DA		STRINGERROR DC.B \$DA,\$00	
1530 0020A0 20		DC.B 1	DIVISION BY 0 OR QUOTIENT TOO BIG !!

```

1540 0020CD DA      DC.B    $0A,$00,4
1550 0020D0 000000C8  DS.L    50
1560      00002198  STACK   EQU    *
1570                      END

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 486 SYMBOL ENTRIES LEFT

Simulation

```

* 
> * SIMULATION DIVISION
> * -----
> *
> * 208A.L= MSB DIVIDEND
> * 208E.L= LSB DIVIDEND
> * 2092.L= DIVISOR
> * 2096.L= QUOTIENT
> * 209A.L= REMAINDER
> *
> *
> 208A.L
* 00208A > 00000000
* 00208E > FFFFFFFF
* 002092 > 00000002
* 002096 > 00000000
* 00209A > 00000000
* 00209E >
> 200016
> *
> * DISPLAY RESULT
> * -----
> *
> PRNT.L BEG>208A END>209A
* 002080 00100FFC 00000010 4E750000 0000FFFF
* 002090 FFFF0000 00027FFF FFFF0000 00010A00
> *
> *
> *
> * DIVISION BY 0 !!
> * -----
> *
> 208A.L
* 00208A > 00000000
* 00208E > AAAAAAAA
* 002092 > 00000000
* 002096 >
> 200016
                DIVISION BY 0 OR QUOTIENT TOO BIG !!

> *
> *
> * QUOTIENT TOO BIG !!
> * -----
> *
> 208A.L
* 00208A > 10000000
* 00208E > 00000000
* 002092 > 00000002
* 002096 >
> 200016
                DIVISION BY 0 OR QUOTIENT TOO BIG !!

```

```
> *
> *
> 208A.L.
* 00208A > 00000001
* 00208E > 00000000
* 002092 > 00000002
* 002096 >
> 2000:6
> PRNT.L BEG>208A END>209A
* 002080 0010DFFC 00000010 4E750000 00010000
* 002090 00000000 00028000 00000000 00000A0D
> *
```

TAS (Test and Set) INSTRUCTION

1 General Aspects of Semaphores

Definition

When several processors (hard or soft) use one and the same resource (printer, working memory, etc), we shall speak of a shareable resource. It is vital, in order to ensure synchronisation between the processors and the resource, to assign a semaphore register (register or memory byte) to the resource. (For example, the peripheral circuit 6809/68000 IPC MC 68121 has six semaphore registers.)

A semaphore register is made up of one or more flags allocated to the same resource which inform the programmer about the availability of the resource (SEM bit) and about the arbitration between several processors (bit ownership in the case of the MC 68121).

Generally, when the SEM bit is at 1 it indicates that the resource assigned to this semaphore is occupied, while SEM bit at 0 shows that it is available.

Method of Operation

The method of operation is very simple. If in a multiprocessor environment a particular processor wishes to use a shareable resource, it must first establish that it is free, by reading the semaphore register; it then modifies the SEM bit to reserve the resource for itself (that is, if it is available) and writes the SEM bit in the semaphore register.

When the processor has finished using the resource, it makes it available again by resetting the SEM bit to 0.

Example

Two processors, P1 and P2, share the same resource (a peripheral connected to a printer) within a multi-processor system.

Let us assume that processor P1 wishes to access the shareable resource first; in order to do this it reads the semaphore register allocated to this resource and tests the SEM bit.




Figure 6.33

(Note that in the case of the TAS instruction branch L1, L2 does not exist. If the resource is occupied (SEM = 1) the processor continues with the program.)

Bit SEM set to 0 indicates that the resource is available, as processor P1 finds.

Processor P2 can only assume control of the bus after it has set SEM to 1 (SEM = 1 indicating that the resource is occupied).

When processor P2 also wishes to access the resource, it reads the semaphore register and, after a test, confirms that the resource is available. Next, processor P2 sets the SEM bit to 1 in the semaphore register, thus surrendering the resource that it was occupying.

However, before using the resource, processor P1 reassumes control of the bus. Processor P1 continues execution of its program by setting SEM to 1 (we should not forget that the bus transfer took place before SEM was set to 1), before storing it in the semaphore register. The resource has therefore also been reserved by P1.

What would happen if the resource was a peripheral like the MC 68230 connected to a printer?

One can envisage catastrophic results. To conclude, this method can only be used if the read/modify/write cycle cannot be interrupted, or in other words it is indivisible.


2 Definition of TAS (Test and Set)

The TAS carries out the following during a single bus cycle

- reads the destination byte
- modifies the condition codes (Z and N)
- writes a 1 in bit 7 of the destination byte (the other bits are unaffected).

3 Syntax of TAS

In assembler



Flowchart and Pseudo-code

Question


What is the difference between the instruction BSET #7,dst and the instruction TAS dst?

Answer

These two instructions require the CPU to read the destination (memory byte), modify its value and write a 1 in bit 7 of the destination.

However, instruction TAS dst must be used if two processors share the same resource (dst represents the semaphore of the resource). During execution of

instruction TAS dst by the CPU, the processor inhibits the data bus so that another processor cannot access dst before the two read and write bus cycles have been completed (see timing diagram of figure 6.35). This prevents two processors from reading dst simultaneously and finding the destination MSB at zero, before one of the processors had set it to 1.



```

IF      dst = 0 THEN
      Z := 1
      N := 0
ELSE
      IF SEM = 0
          N := 0
      ELSE
          N := 1
      ENDIF
ENDIF

```

Figure 6.34




Figure 6.35 Read/modify/write timing diagram
 (Courtesy of Motorola)




Figure 6.36 Synchronisation of two 68000 processors sharing one memory

7 Programming Exercises

This final chapter contains two longer programs that show how to obtain the best performance from the 68000. The first program deals with exceptions; the second is a dynamic memory test.

1 EXCEPTIONS

The program that follows makes use of different hardware exceptions, such as interrupts generated from a peripheral circuit of the 6800 family (PIA 6821), a bus error caused on purpose in order to examine the different sequences of event, the trace mode and if the conditions are satisfied the trapping of a spurious interrupt.

Although this exercise is educational, the programmer should find that it causes him to think about the group priorities of the different exceptions (see the program tests).

HARDWARE USED

1. A 68000 Euromak development system
2. A hard copy printer
3. A simulator connected on a PIA interface card, with call switches.

STUDY OF THE LISTING

```
30 ****
40 *
50 *      E X C E P T I O N S
60 *
70 * - BUS ERROR
80 * - TRACE MODE
90 * - INTERRUPT AUTOVECTOR
100 * - SPURIOUS INTERRUPT
110 *
120 *          (SYSTEM 68000 EUROMAK MICROPROCESSOR)
130 *
140 ****
150 *
160 *
170 ** EXCEPTION VECTOR
180 *

200     00000008    BUSERROR EQU      2*4        ;BUS ERROR VECTOR
210     00000024    TRACEMOD EQU     9*4        ;TRACE MODE
220     00000060    SPURIOUS EQU     24*4       ;SPURIOUS INTERRUPT
230     00000068    AUTOLEV2 EQU    26*4       ;LEVEL 2 INTERRUPT AUTO-VECTOR
```

```

240      0000007C    AUTOLEV7 EQU     31*4          ;LEVEL 7 INTERRUPT AUTO-VECTOR
250      00010E01    ADDRPIA EQU     $1DE01        ;PIA 6821 ADDRESS
260      0001E178    OUTMESS EQU     $1E178       ;OUTPUT STRING OF CHARCS

280      00002000    RORG    $2000          ;POSITION INDEPENDENT CODE

300 002000 4FFA025C    RETURN   LEA.L  STACK,SP      ;INITIALISE STACK POINTER
310      *           LEA.L  INITPIA,A6      :
320 002004 40FA0054    MOVE.L  A6,AUTOLEV2    ;INITIALISE LEVEL 2 AUTO-VECTOR
330 002008 21CE0068    *           MOVE.L  A6,ABORT,A6      :
340      *           MOVE.L  A6,BUSERROR    ;INITIALISE LEVEL 7 AUTO-VECTOR
350 00200C 40FA0066    *           LEA.L  HARDERROR,A6      :
360 002010 21CE007C    *           MOVE.L  A6,SPURIOUS    ;INITIALISE SPURIOUS VECTOR
370      *           LEA.L  NONVPA,A6      :
380 002014 40FA009A    MOVE.L  A6,TRACING,A6      :
390 002018 21CE0008    *           MOVE.L  A6,TRACEMOD    ;INITIALISE TRACE MODE
400      *           LEA.L  TRACING,A6      :
410 00201C 40FA006A    MOVE.L  A6,CRB          ;INITIALISE PIA 6821
420 002020 21CE0060    *           LEA.L  OR,A6          :
430      *           MOVE.L  A6,OR           ;INITIALISE SPURIOUS VECTOR
440 002024 40FA0076    *           LEA.L  CRA          :
450 002028 21CE0024    MOVE.L  A6,CRA         ;INITIALISE PIA 6821
470      *           LEA.L  CRB          :
480      ** ADDRESSING PIA 6821
490      *   -----
500      *
510      *   *****
520      *   *   !   !   !   !
530      *   *   $1DE01 !   $1DE03 !   $1DE05 !   $1DE07 !
540      *   *   !   !   !   !
550      *   ===
560      *   *   !   !   !   !
570      *   *   DORA  !   DORB  !   CRA   !   CRB   !
580      *   *   OR    !   OR    !   !     !   !
590      *   *   ORA   !   ORB   !   !     !   !
600      *   *   !   !   !   !
610      *   *****
630      *
640      ** INITIALISE PIA 6821
650      *   -----
660      *
670 00202C 40F900010E01    LEA.L  ADDRPIA,A6      ;INITIALISE ADDRESS PIA
680 002032 223CFFFF0504    MOVE.L  #$FFFF0504,D1      ;A & B SIDE ALL OUTPUTS
690 002038 03CE0000    MOVEP.L D1,0(A6)      ;INTERRUPT CAUSED BY CA1
700 00203C 46FC2100    MOVE.W  #$2100,SR      ;ENABLE INTERRUPTS
710      *
720 002040 323CB000    LOOP    MOVE.W  #$8000,D1      :
730 002044 038E0000    LOOP1   MOVEP.W D1,0(A6)      ;WRITE ORA and ORB
740 002048 61000088    BSR    DELAY          :
750 00204C E259    ROR.W  #1,D1          ;ROTATE RIGHT
760 00204E 64F4    BCC.S  LOOP1         :

780      *
790      ** ENABLE TRACE MODE (T:=1),LOAD STATUS REGISTER AND STOP
800      *   -----
810      *   A TRACE EXCEPTION WILL OCCUR IF THE TRACE STATE IS ON WHEN THE STOP
820      *   INSTRUCTION IS EXECUTED.

```

```

830          * IF AN INTERRUPT REQUEST ARRIVES WHOSE PRIORITY IS HIGHER THAN THE
840          * CURRENT PROCESSOR PRIORITY ,AN INTERRUPT EXCEPTION OCCURS,OTHERWISE
850          * THE INTERRUPT REQUEST HAS NO EFFECT.
860          * IF THE BIT OF THE IMMEDIATE DATA CORRESPONDING TO THE S BIT IS OFF,
870          * EXECUTION OF THE INSTRUCTION WILL CAUSE A PRIVILEGE VIOLATION
880          * EXTERNAL RESET WILL ALWAYS INITIATE RESET EXCEPTION.
890          *
900          *

920 002050 46FCA100      MOVE.W #$A100,SR           ;T:=1,S:=1,MASK LEVEL 1
930 002054 4E722000      STOP   #$2000
940 002058 60E6          BRA.S  LOOP             ;
;

960          *
970          ** PROGRAM EXCEPTION CAUSED BY LEVEL 2 INTERRUPT (CA1 OF PIA 6821)
980          * =====

1000 00205A 48E7FFFF     INITPIA MOVEM.L D0-D7/A0-A6,-(SP)      ;SAVE REGISTERS
1010 00205E 41FA0080      LEA.L   STRING1,A0
1020 002062 4EB90001E178  JSR    OUTMESS
1030 002068 12390001DE01  MOVE.B ADDRPIA,D1
1040 00206E 4CDF7FFF      MOVEM.L (SP)+,D0-D7/A0-A6      ;DISABLE INTERRUPT PIA
1050 002072 4E73          RTE
1060          *
1070          ** PROGRAM EXCEPTION CAUSED BY LEVEL 7 INTERRUPT
1080          * =====

1100 002074 48E7FFFF     ABORT   MOVEM.L D0-D7/A0-A6,-(SP)
1110 002078 41FA008F      LEA.L   STRING2,A0
1120 00207C 4EB90001E178  JSR    OUTMESS
1130 002082 4CDF7FFF      MOVEM.L (SP)+,D0-D7/A0-A6
1140 002086 4E73          RTE

1160          *
1170          ** PROGRAM EXCEPTION CAUSED BY SPURIOUS INTERRUPT
1180          * =====
1190          * IF DURING THE INTERRUPT ACKNOWLEDGE CYCLE ,THE PIA NO DEVICES
1200          * RESPOND BY ASSERTING VPA,THE PROCESSOR 68000 FETCHES THE SPURIOUS
1210          * INTERRUPT VECTOR.

1230 002088 48E7FFFF     NONVPA  MOVEM.L D0-D7/A0-A6,-(SP)
1240 00208C 41FA009A      LEA.L   STRING3,A0
1250 002090 4EB90001E178  JSR    OUTMESS
1260 002096 4CDF7FFF      MOVEM.L (SP)+,D0-D7/A0-A6
1270 00209A 4E73          RTE

1290          *
1300          ** TRACE MODE CAUSED IF THE T BIT IS ASSERTED AT THE BEGINNING OF THE
1310          * =====
1320          * EXECUTION OF AN INSTRUCTION.
1330          * =====

```

```

1350 00209C 4BE7FFFF    TRACING MOVEM.L D0-D7/A0-A6,-(SP)
1360 0020A0 41FA00A6      LEA.L   STRING4,A0
1370 0020A4 4EB90001E178   JSR     OUTMESS
1380 0020AA 4CDF7FFF      MOVEM.L (SP)+,D0-D7/A0-A6
1390 0020AE 4E73          RTE

```

```

1410
1420           *
1430           ** BUS ERROR CAUSED BY "HARDWARE PROBLEMS"
1430           * =====

```

```

1450 0020B0 48E7FFF     HARDERROR MOVEM.L D0-D7/A0-A6,-(SP)
1460 0020B4 41FA0088      LEA.L   STRING5,A0
1470 0020B8 4EB90001E178   JSR     OUTMESS
1480 0020B8 4CDF7FFF      MOVEM.L (SP)+,D0-D7/A0-A6
1490           *
1500 0020C2 47FAFF3C      LEA.L   RETURN,A3      ;A3:= @ RETURN
1510 0020C6 4FEF000E      LEA.L   $E(SP),SP      ;
1520
1530           ** PEA INSTRUCTION
1540           * =====
1550           * THE EFFECTIVE ADDRESS IS COMPUTED AND PUSHED ONTO THE STACK
1560           * A LONG WORD ADDRESS IS PUSHED ONTO THE STACK.

```

```

1580 0020CA 4853          PEA     (A3)
1590 0020CC 4FEFFFFE      LEA.L   -2(SP),SP
1600 002000 4E73          RTE

```

```

1620
1630           *
1640           ** DELAY
1640           * =====

```

```

1660 002002 3F04          DELAY   MOVE.W D4,-(SP)
1670 002004 383C61A8      MOVE.W #25000,D4
1680 002008 51CCFFFE      DELAY1 DBRA   D4,DELAY1
1690 00200C 381F          MOVE.W (SP)+,D4
1700 00200E 4E75          RTS

```

1720 0020E0 0A	STRING1 DC.B \$A,\$0	
1730 0020E2 20	DC.B '	LEVEL 1 INTERRUPT (PIA CA1) '
1740 002106 0A	DC.B \$A,\$D,4	
1750 002109 0A	STRING2 DC.B \$A,\$0	
1760 00210B 20	DC.B '	LEVEL 7 INTERRUPT '
1770 002125 0A	DC.B \$A,\$D,4	
1780 002128 0A	STRING3 DC.B \$A,\$0	
1790 00212A 20	DC.B '	SPURIOUS INTERRUPT '
1800 002145 0A	DC.B \$A,\$D,4	
1810 002148 0A	STRING4 DC.B \$A,\$0	
1820 00214A 20	DC.B '	TRACE MODE..TRACE MODE..
1830 00216B 0A	DC.B \$A,\$D,4	
1840 00216E 0A	STRING5 DC.B \$A,\$0	
1850 002170 20	DC.B '	BUS ERROR....BUS ERROR....
1860 002193 0A	DC.B \$A,\$D,4	

```

1870 002196 000000C8      DS.L   50
1880      0000225E  STACK   EQU    *
1890                  END

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 489 SYMBOL ENTRIES LEFT

ABORT	002074 ADDRPIA	010ED1 AUTOLEV2	000068 AUTOLEV7	00007C
BUSERROr	000008 DELAY	002002 DELAY1	002008 HARDERRO	0020B0
INITPIA	00205A LOOP	002040 LOOP1	002044 NONVPA	002088
OUTMESS	01E178 RETURN	002000 SPURIOUS	000060 STACK	00225E
STRING1	0020E0 STRING2	002109 STRING3	002128 STRING4	002148
STRINGS	00218E TRACEMOD	000024 TRACING		00209C

1 Stack and Exception Table Initialisation Module

The instruction LEA.L STACK,SP loads the effective address identified by the stack label into the SP register.

The following instructions all have the same function, namely to store the start address of the exception program in the corresponding vector.

Example

LEA.L HARDERROR,A6 loads register A6 with the address indicated by HARDERROR (\$20B0) while the storing of the contents of A6 in the BUSERROr address is ensured by the instruction MOVE.L A6,BUSERROr. The label BUSERROr has been previously defined in the list of equivalences, being the address resulting from the following multiplication

$$2 * 4 = \$8$$

Number in base 10 of bus error vector Address of bus error vector

2 Initialisation of PIA 6821 Circuit Module

The reader will certainly have noticed the address table of the 6821 which shows the memory allocation of the PIA.

Instruction LEA.L INITPIA,A6 load the effective address \$1DFF1 into register A6.

The next two instructions, MOVE.L #\$FFFF0504,D1 and MOVEP.L D1,0(A6) (already studied in the section on MOVEP) tell the processor to store, in alternate bytes and starting from address \$1DFF1, the long word contained in register D1.

The PIA 6821 is therefore programmed as follows

ports A and B on output (bit 2 of CRA and CRB is at 0, after a RESET)
 interrupts are authorised on CA1
 access to the data registers of the PIA (ORA and ORB) via bit 2 of CRA and CRB at 1.

The next instructions present no difficulty and these will be translated by an algorithm that will need to take account of the delay subroutine.

Statement of algorithm

```
BEGIN
  FOR D1 altering from $8000 to $0000 by right shift 1
    |
    |   PIA := D1
    |   /*Under / DELAY PROGRAM*/
    |   D4 := 25000
    |   REPEAT
    |     D4 := D4 - 1
    |   UNTIL D4 = 0
  ENDFOR
END
```

3 Enable Trace Mode and Halt Program Module

The privileged instruction MOVE.W #\$A100,SR sets the trace T and supervisor S bits of the SR to 1; it also positions the interrupt mask at level 1.

Instruction STOP #\$2000, which is also privileged (this explains why bit S is confirmed to be at 1 by the previous instruction), transfers the operand \$2000 to the status register before halting execution of the program at the next instruction BRA LOOP.

Execution of the program can only be resumed after one of the following three interrupts has been handled: reinitialisation, interrupt or trace.

A trace exception occurs if bit T is asserted before execution of the STOP instruction by the processor, which is the case here (MOVE.W #\$A100,SR).

Note too that it is possible to modify the mask level by the STOP instruction (see the fourth program test).

We shall not examine each exception program in detail, but will conclude with a study of the bus error module.

```
First program run
> 2000:G
    TRACE MODE..TRACE MODE.. Execution of trace procedure

    TRACE MODE..TRACE MODE..

    LEVEL 1 INTERRUPT (PIA CA1) PIA interrupt (level 2)

    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 1 INTERRUPT (PIA CA1)
    TRACE MODE..TRACE MODE..

    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 1 INTERRUPT (PIA CA1)

    LEVEL 1 INTERRUPT (PIA CA1)      Level 2 interrupt interrupted
    LEVEL 7 INTERRUPT              by level 7 interrupt

    TRACE MODE..TRACE MODE..
    LEVEL 7 INTERRUPT

    LEVEL 7 INTERRUPT
    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 7 INTERRUPT
    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 7 INTERRUPT
    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 7 INTERRUPT

    TRACE
    LEVEL 1 INTERRUPT (PIA CA1)

    LEVEL 1 INTERRUPT (PIA CA1)
MODE..TRACE MODE
    LEVEL 7 INTERRUPT

    LEVEL 7 INTERRUPT
    LEVEL 7 INTERRUPT
    LEVEL 1 INTERRUPT (PIA CA1)

    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 1 INTERRUPT (PIA CA1)

    LEVEL
    LEVEL 7 INTERRUPT
    1 INTERRUPT (PIA CA1)

    LEVEL 7 INTERRUPT
```

Second program run

> 2000;G

TRACE MODE..TRACE MODE..

TRACE MODE..TRACE MODE..

TRACE MODE..TRACE MODE..

LEVEL 1 INTERRUPT (PIA CA1) PIA interrupt level 2

TRACE MODE..TRACE MODE..

LEVEL 7 INTERRUPT Abort interrupt level 7

TRACE MODE..TRACE MODE..

TRACE MODE..TRACE MODE..

TRACE MODE..TRACE MODE..

BUS ERROR....BUS ERROR.... PIA card deselected

BUS ERROR....BUS ERROR.... Crash

BUS ERROR....BUS ERROR....

TRACE MODE..TRACE MODE.. PIA card reselected Restore

TRACE MODE..TRACE MODE..

LEVEL 1 INTERRUPT (PIA CA1)

TRACE MODE..TRACE MODE..

LEVEL 1 INTERRUPT (PIA CA1)

TRACE MODE..TRACE MODE..

LEVEL 7 INTERRUPT

TRACE MODE..TRACE MODE..

LEVEL 7 INTERRUPT

LEVEL 7 INTERRUPT

TRACE MODE..TRACE MODE..

LEVEL 7 INTERRUPT

LEVEL 7 INTERRUPT

LEVEL 7 INTERRUPT

LEVEL 7 INTERRUPT

```
> Third program run                                Card is not selected
> 2000:G
    BUS ERROR....BUS ERROR....
    LEVEL 7 INTERRUPT

    BUS ERROR....BUS ERROR....
    BUS ERROR....BUS ERROR....
```

```
> Fourth program run
> 2000:G
    TRACE MODE..TRACE MODE..
    SPURIOUS INTERRUPT
    SPURIOUS INTERRUPT
    SPURIOUS INTERRUPT
    SPURIOUS INTERRUPT
    SPURIOUS INTERRUPT
```

Interrupt from PIA, but
the 68000 does not
recognise VPA at low
during the interrupt
recognition phase

SPURIOUS INTERRUPT
 SPURIOUS INTERRUPT

4 Bus Error Module

The contents of the supervisor stack after the bus error and before the first instruction of the exception program are shown in figure 7.1 (see also demonstration listing).




Figure 7.1

The reader will recall that, as in the case of an address error (see chapter 4 on exceptions), when a bus error occurs the contents of the PC saved on the stack may have been incremented by 2 to 10 bytes in relation to the address where the error has occurred (the above is no longer true with the MC 68020 and MC 68010).

The instruction MOVEM.L D0-D7/A0-A6, -(SP) saves the context to the supervisor stack (remembering that all exceptions are handled in supervisor mode).

LEA.L STRING5,A0 loads register A0 with the start address of the characters string

"BUS ERROR ... BUS ERROR"

Instruction JSR OUTMES calls the monitor subroutine, characters output.

We then come to instruction MOVEM.L (SP)+, D0-D7/A0-A6 which restores the context previously saved to the stack. After this instruction the stack pointer SP points to the super status word (see figure 7.1).

What happens if after instruction MOVEM.L (SP)+, D0-D7/A0-A6 the 68000 processor is ordered by RTE to return to the main program?

Certainly, if one were to believe figure 7.1 the super status word would be loaded into register SR, and the address sent along the bus at the moment of the error to the PC. The reader can imagine the problems that this would cause.

We shall leave it to the reader to continue study of the bus error exception program which, to judge from the foregoing, must be very carefully examined. In the following demonstration the program has been rerun from address \$2000 in order facilitate comparison with the listing.

```

> 20B0:V      Stop point
> 2000:G      Run command
    TRACE MODE..TRACE MODE..
    TRACE MODE..TRACE MODE..
    LEVEL 1 INTERRUPT (PIA CA1)
    LEVEL 1 INTERRUPT (PIA CA1)
    TRACE MODE..TRA
    LEVEL 1 INTERRUPT (PIA CA1)
    CE MODE..
    LEVEL 7 INTERRUPT
    TRACE MODE..TRACE MODE..
    TRACE MODE..TRACE MODE..
          Deselection of PIA card
* VSTP  PC= 0020B0 # 48E7   S=0 S 000  C= .....  SP= 00002250
> !R  PC= 0020B0 # 48E7   S=0 S 000  C= .....  SP= 00002250
    D0= 00000000  D1= FFFF0080  D2= 00000000  D3= 00000000
    D4= 00000000  D5= 00000000  D6= 00000000  D7= 00000000
    A0= 00000000  A1= 00000000  A2= 00000000  A3= 00000000
    A4= 00000000  A5= 00000000  A6= 0001DE01  A7= 00000600

```

```

> *
> =
> 2250 0385-          Super status word
> 002252 0001-          address on bus
> 002254 DE01-          instruction code
> 002256 038E-          status register (SR)
> 002258 2000-          status register (SR)
> 00225A 0000-          contents of program counter (PC)
> 00225C 2046-          contents of program counter (PC)
> 00225E 4100-          contents of program counter (PC)
> /
* TRAC PC= 0020B4 # 41FA S=0 S 000 C= ..... SP= 00002214
  D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00000000 A3= 00000000
  A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> * AFTER INSTRUCTION: MOVEM.L D0-D7/A0-A6,-(SP)
> * =====
> *
> 20C2:V
> ;P
      BUS ERROR....BUS ERROR.....

* VSTP PC= 0020C2 # 47FA S=0 S 000 C= ..Z.. SP= 00002250
  D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00000000 A3= 00000000
  A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> * AFTER INSTRUCTION: MOVEM.L (SP)+,D0-D7/A0-A6
> * =====
> *
> /
* TRAC PC= 0020C6 # 4FEF S=0 S 000 C= ..Z.. SP= 00002250
  D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
  A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> ** AFTER INSTRUCTION : LEA.L RETURN,A3
> * =====
> *
> /
* TRAC PC= 0020CA # 4853 S=0 S 000 C= ..Z.. SP= 0000225E
  D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
  A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> * AFTER INSTRUCTION : LEA.L $E(SP),SP
> * =====
> *
> /
* TRAC PC= 0020CC # 4FEF S=0 S 000 C= ..Z.. SP= 0000225A
  D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
  D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
  A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
  A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

```

```

> *
> * AFTER INSTRUCTION: PEA (A3)
> * =====
> *
> 225A 0000- 2000-
> *
> /
*> TRAC PC= 002000 # 4E73 S=0 S 000 C= ..Z.. SP= 00002258
      D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
      D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
      A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
      A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> * AFTER INSTRUCTION: LEA.L --2(SP),SP
> * =====
> *
> /
*> Start of program
*> TRAC PC= 002000 # 46FC S=0 S 000 C= .NZ.. SP= 0000225E
      D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
      D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
      A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
      A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

> *
> * AFTER INSTRUCTION: RTE
> * =====
> /
*> TRAC PC= 002004 # 4FFA S=0 S 111 C= ..... SP= 0000225E
      D0= 00000000 D1= FFFF0080 D2= 00000000 D3= 00000000
      D4= 00000000 D5= 00000000 D6= 00000000 D7= 00000000
      A0= 00000000 A1= 00000000 A2= 00000000 A3= 00002000
      A4= 00000000 A5= 00000000 A6= 0001DE01 A7= 00000600

```

>

2 DYNAMIC MEMORY TEST

```

30      ****
40      *
50      *          M E M O R Y     T E S T
60      *          =====
70      *
80      * WRITTEN BY PATRICK JAULENT : MAY 1984
90      * COPYRIGHT: MICROPROCESS
100     *
110     ****
120     *
130     * ALGORITHM: THE PROGRAM IS COMPOSED OF 5 MODULES ,THERE ARE:
140     * =====
150     *
160     * -1- TEST : WRITING AT THE SELECTED ADDRESS : THE OPERAND $00000000
170     *           AND RE-READING, IF THE RE-READING DOES NOT CORRESPOND
180     *           TO THE WRITING THEN "ERROR 1".
190     *
200     * -2- TEST : WALKING 1: WRITING AT THE SELECTED ADDRESS THE OPERAND
210     *           $80 TO THE OPERAND $00 BY ROTATING ON PLACE TO THE RIGHT.
220     *           IF THERE'S A FAILURE THEN " ERROR 2 ".
230     *

```

```

240          * -3- TEST : WRITING AT THE SELECTED ADDRESS THE OPERAND $FFFFFFF
250          *      THERE ARE 2 SEQUENCES:
260          *
270          *      -----
280          *      -1- VERIFICATION IF THE READING CORRESPONDS TO
290          *          THE WRITING, IF THERE IS A FAILURE, THEN "ERROR 3".
300          *
310          *      -2- VERIFICATION IF THE REST OF THE FIELD MEMORY IS
320          *          UNCHANGED IF NOT SO, THERE ARE "PROBLEMS" OF
330          *          REDUNDANCY THE "ERROR 4".
340          *
350          *      -4- TEST : WALKING 0: WRITING AT THE SELECTED ADDRESS THE OPERAND
360          *          $7F TO THE OPERAND $00 BY ROTATING ON PLACE THE RIGHT.
370          *          IF THERE IS A FAILURE THEN " ERROR 5 ".
380          *
390          *      -5- TEST : THE LAST TEST USES THE SOFTWARE FEATURES OF THE
400          *          "TAS" INSTRUCTION.
410          *          DESCRIPTION:
420          *
430          *          -----
440          *          TEST AND SET THE BYTE OPERAND ADDRESSED BY THE
450          *          EFFECTIVE ADDRESS FIELD. THE OPERATION IS
460          *          INDIVISIBLE.
470
480          ** FUNCTION REGISTERS
490          * =====
500          * A0 = POINTS TO STRING OF THE CHARACTERS
510          * A1 = START ADDRESS
520          * A2 = END ADDRESS
530          * A3 = USE FOR RETURN
540          * A4 = USE IN THE REDUNDANCY TEST
550          * A5 = ADDRESS ACIA 6850
560          * A7 = STACK POINTER
570          *
580          * D0 = USE SUBROUTINE TO TRANSMIT CHARACTERS
590          * D1 = COUNTER LOOPING
600          * D2 = USE SUBROUTINE "WALKING"
610          * D3 = USE SUBROUTINE OUTHEX AND ADDRST
620          * D5 = USE SUBROUTINE DELAY
630          * D6 = MODULE IDENTIFIER
640          * D7 = USE SUBROUTINE DELAY
650
660          *
670          ** EQUATES
680          * =====
690          00000004  START    EQU    1*4        ;ADDRESS PROGRAM COUNTER
700          00000008  BUSError EQU    2*4        ;BUS ERROR VECTOR
710          0000000C  ADDERROR EQU    3*4        ;ADDRESS ERROR VECTOR
720          00000018  TRAPCHEK EQU    6*4        ;CHK INSTRUCTION
730          00000060  SPURIOUS EQU    24*4       ;SPURIOUS INTERRUPT
740          00000064  IRQACIA EQU    25*4       ;LEVEL 1 INTERRUPT AUTOVECTOR
750          0000007C  ABORTIT EQU    31*4       ;LEVEL 7 INTERRUPT AUTOVECTOR
760          0001F9E9  ADDRACIA EQU    $1F9E9     ;ADDRESS ACIA 6850
770
780          00000000  CR      EQU    $0D        ;CARRIAGE RETURN
790          0000000A  LF      EQU    $0A        ;LINE FEED
800          00000004  EOT     EQU    $4         ;END OF TRANSMIT

```

```

810      00000020    SPC    EQU    $20          ;SPACE
820      00000008    BS     EQU    $8           ;
830      00000007    BEL    EQU    $7           ;CONTROL-G (BELL)

860      *
870      ** THE SYSTEM IS IN SUPERVISOR MODE
880      ** IF THE SYSTEM IS IN USER MODE THEN WRITE:
890      **
900      **          LEA.L BEGIN,A0
910      **          MOVE.L A0,$80      (TRAP #0)
920      **          TRAP #0
930      **          DC.W 0
940      *

960      *
970      ** INITIALISE STACK POINTER (SSP) AND EXCEPTION VECTOR
980      * =====
990      00002000    RORG   $2000          ;P.I.C PROGRAM

1010 002000 4FFA08A6    BEGIN   LEA.L  STACK,A7          ;INITIALIZE SSP
1020 002004 46FC2700    MOVE.W #$2700,SR          ;MASQ INTERRUPT LEVEL 7
1030
1040
1050      ** IF THERE ARE "ILLEGAL INSTRUCTIONS" THE 68000 MICROPROCESSOR STOPS
1060
1070 002008 97CB      SUB.L  A3,A3          ;A3.L:=0
1080 00200A 47EB0010    LEA    16(A3),A3          ;A3.L:=$10
1090 00200E 45FA020C    LEA.L  STOPPING,A2          ;A2.L:= @ STOPPING
1100 002012 26CA      LOOP    MOVE.L A2,(A3)+        ;MEM(A3):=A2;A3.L:=A3.L+4
1110 002014 B7FC00000020  CMPA.L #$20,A3          ;A3.L:=$20 ?
1120 00201A 66F6      BNE.S  LOOP          ;
1130
1140
1150 00201C 45FA0352    LEA.L  ERRORBUS,A2
1160 002020 21CA0008    MOVE.L A2,BUSERROR          ;INITIALISE BUS ERROR VECTOR
1170 002024 21CA000C    MOVE.L A2,ADDRERROR          ;INITIALISE ADDRESS ERROR VECTOR
1180
1190 002028 45FA020E    LEA.L  CHECK,A2          ;
1200 00202C 21CA0018    MOVE.L A2,TRAPCHER          ;INITIALISE CHK INSTRUCTION
1210
1220 002030 45FA0318    LEA.L  IRQ6850,A2          ;
1230 002034 21CA0064    MOVE.L A2,IRQACIA          ;INITIALISE LEVEL 1 AUTOVECTOR
1240
1250 002038 45FA0322    LEA.L  SPURIOUSIRQ,A2          ;
1260 00203C 21CA0060    MOVE.L A2,SPURIOUS          ;INITIALISE SPURIOUS INTERRUPT
1270
1280 002040 45FA0324    LEA.L  LEVEL7IRQ,A2          ;
1290 002044 21CA007C    MOVE.L A2,ABORTIT          ;INITIALISE LEVEL 7 AUTOVECTOR
1300
1310
1320      ** CALLING THE SUBROUTINES (MODULES)
1330
1340 002048 6158      BSR.S  INITACIA          ;
1350 00204A 6174      BSR.S  INPUTHEX          ;
1360
1370 00204C 6100009E    BSR    TEST1          ;
1380 002050 41FA067F    LEA.L  STRING1,A0          ;

```

```

1390 002054 6100023A      BSR     PDATA          ; PRINT STRING1
1400 002058 6100025A      BSR     INPUT1         ; INPUT CHARACTER
1410 00205C 6100024A      BSR     OUTCH1        ; ECHO ON THE CONSOLE
1420 002060 0000004E      CMPI.B #'N',D0    ; IF INPUT CHAR.= 'N' THEN
1430 002064 6736          BEQ.S  ENDTEST       ; ! /* END TESTS */
1440 002066 6152          BSR.S  INITIRQ       ; ELSE
1450 002068 46FC2000      MOVE.W #$2000,SR   ; ! /* ENABLE INTERRUPT */
1460 00206C 61000040      BSR     TEST2          ; ! /* TESTS */
1470 002070 41FA06C9      LEA.L  STRING2,A0   ; !
1480 002074 6100021A      BSR     PDATA          ; ENDIF
1490 *
1500 002078 610000AA      BSR     TEST3          ;
1510 00207C 41FA06F4      LEA.L  STRING3,A0   ;
1520 002080 6100020E      BSR     PDATA          ;
1530 *
1540 002084 610000DC      BSR     TEST4          ;
1550 002088 41FA071F      LEA.L  STRING4,A0   ;
1560 00208C 61000202      BSR     PDATA          ;
1570 *
1580 002090 610000E4      BSR     TEST5          ;
1590 002094 41FA0560      LEA.L  STRING5,A0   ;
1600 002098 610001F6      BSR     PDATA          ;
1610 *
1620 00209C 45F80004      ENDTST LEA.L  START,A2   ;
1630 0020A0 4ED2          JMP    (A2)           ;
1650 *
1660 ** ACIA 6850 INITIALISATION
1670 * =====
1680 * CONTROL REGISTER = D3 /* MASTER RESET */
1690 * CONTROL REGISTER = 15 /* 8 BITS,1 STOP, DIVISION 16 */
1700 *

1720 0020A2 4BF90001F9E9  INITACIA LEA.L  ADDRACIA,A5   ;
1730 0020A8 1ABC0003      MOVE.B #3,(A5)        ; MASTER RESET
1740 0020AC 3E3C1000      MOVE.W #$1000,D7   ;
1750 0020B0 51CFFFFE      LOOP1   DBRA   D7,LOOP1      ; DELAY
1760 0020B4 1ABC0015      MOVE.B #$15,(A5)        ; 8 BITS ,1 STOP ,DIVISION 16
1770 0020B8 4E75          RTS    :               ;

1790 *
1800 * CONTROL REGISTER = 95 /* ENABLE INTERRUPT GET CHARACTER */
1810 *
1820 0020BA 1ABC0095      INITIRQ MOVE.B #$95,(A5)        ;
1830 0020BE 4E75          RTS    :               ;

1850 *
1860 ** GET START AND END ADDRESSES KEYBOARD
1870 * =====

1890 0020C0 41FA0312      INPUTHEX LEA.L  ADDRBEGIN,A0  ;
1900 0020C4 611C          BSR.S  ADDRFL         ;
1910 0020C6 0283FFFFFFFE ANDI.L  #$FFFFFFFE,D3   ; ODD ADDRESS SVP
1920 0020CC 2243          MOVE.L  D3,A1         ; A1:= START ADDRESS
1930 *
1940 0020CE 41FA037F      LEA.L  ADDRENDA,D0  ;
1950 0020D2 610E          BSR.S  ADDRFL         ;
1960 0020D4 0283FFFFFFFE ANDI.L  #$FFFFFFFE,D3   ; ODD ADDRESS SVP

```

```

1970 00200A 2443      MOVE.L  D3,A2          ; A2:= END ADDRESS
1980 *                  CMPA.L  A1,A2          ; IF A2.L <= A1.L THEN
1990 00200C B5C9      BLE.S   INPUTHEX        ; ! /* RETURN INPUTHEX */
2000 00200E 6FED      RTS     ; ENDIF
2010 00200D 4E75      *
2020 *                  *
2030 0020E2 610001AC  ADDR.F  BSR    PDATA        ; PRINT TEXT STRING
2040 0020E6 6100010A  BSR    INADD        ; GETS ADDRESSES
2050 0020EA 4E75      RTS     *

2070 *                  *
2080 ** TEST 1 : WRITE $00000000 AND READ IF ADDRESS EQUALS $00000000
2090 * =====
2100 *
2110 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7
2120 * -----
2130 *           A * *
2140 *
2160 0020EC 48E700C0  TEST1   MOVEM.L A0-A1,-(A7)    ;SAVE ALTERED REGISTERS
2170 0020FD 7C01      MOVEQ   #1,D6          ;IDENTIFIER MODULE 1
2180 0020F2 B3CA      LOOPT1  CMPA.L  A2,A1          ;DO WHILE A1 <= A2
2190 0020F4 6212      BHI.S   ENDT1          ;!
2200 0020F6 4291      CLR.L   (A1)            ;! MEMEA1]:= $00000000
2210 0020F8 4A91      TST.L   (A1)            ;! IF MEMEA1] < $00000000 THEN
2220 0020FA 6708      BEQ.S   OKTST1         ;! ! /* AD.L := @ TEXT ERROR1 */
2230 0020FC 41FA0371  LEA.L   ERROR1,AD        ;! ! /* PRINT STRING1 */
2240 002100 61000144  BSR    FAILURE        ;! !
2250 002104 5889      OKTST1 ADDQ.L  #4,A1          ;! ENDIF
2260 002106 60EA      BRA.S   LOOPT1          ;!
2270 002108 4CDF0300  ENDT1  MOVEM.L (A7)+,AD-A1    ;ENDO
2280 00210C 4E75      RTS     *

2300 *
2310 ** TEST 2 :WALKING 1
2320 * =====
2330 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7
2340 * -----
2350 *           A *
2360 * AD.L:= ADDRESS TEXT STRING2 INPUT PARAMETER PASSED
2370 * D2.B:=$80 INPUT PARAMETER PASSED
2380 *

2400 00210E 48E72080  TEST2   MOVEM.L D2/A0,-(A7)    ;SAVE ALTERED REGISTERS
2410 002112 E30E      LSL.B   #1,D6          ;IDENTIFIER MODULE 2
2420 002114 41FA0397  LEA.L   ERROR2,AD        ;AD.L:= ADDRESS TEXT ERROR 2
2430 002118 7480      MOVEQ   #$80,D2          ;D2.B:= 10000000
2440 00211A 61000082  BSR    WALK             ;CALLING WALK
2450 00211E 4CDF0104  MOVEM.L (A7)+,D2/A0        ;RESTORE REGISTERS
2460 002122 4E75      RTS     *

2480 *
2490 ** TEST 3 :WRITE $FFFFFF AND READ
2500 * =====
2510 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7
2520 * -----
2530 *           A * *   *
2540 *

```

```

2560 002124 48E700C8 TEST3 MOVEM.L A0-A1/A4,-(A7) ;SAVE ALTERED REGISTERS
2570 002128 E30E LSL.B #1,D6 ;IDENTIFIER MODULE 3
2580 00212A B3CA LOOPT3 CMPA.L A2,A1 ;DO WHILE A2<A1
2590 00212C 622E BHI.S ENDS ;!
2600 00212E 2849 MOVE.L A1,A4 ;!
2610 002130 588C ADDQ.L #4,A4 ;! A4.L:=A1.L+4
2620 002132 22BCFFFFFF MOVE.L #$FFFFFFF,(A1) ;! MEM[A1]:=FFFFFFFFFF
2630 002138 0C91FFFFFF CMPIL.L #$FFFFFFF,(A1) ;! IF MEM[A1] <> $FFFFFF THEN
2640 00213E 6708 BEQ.S ENDS ;! AD.L:= ADDRESS TEXT ERROR 3
2650 002140 41FA03AA LEA.L ERROR30,AD ;!
2660 002144 61000100 BSR FAILURE ;! /* PRINT TEXT ERROR 3 */
2670 * ;ENDIF
2680 002148 B9CA END3 CMPA.L A2,A4 ;DO WHILE A4<A2
2690 00214A 620C BHI.S ENDS ;!
2700 00214C 4A94 TST.L (A4) ;! IF MEM[A4] <> 0 THEN
2710 00214E 6704 BEQ.S OKT3 ;! !
2720 002150 610000FE BSR TEST31 ;! ! /* ADDRESS ERROR */
2730 * ;ENDIF
2740 002154 588C OKT3 ADDQ.L #4,A4 ;! A4.L:=A4.L+4
2750 002156 60F0 BRA.S ENDS ;ENDDO
2760 002158 5889 ENDS2 ADDQ.L #4,A1 ;! A1.L:=A1.L+4
2770 00215A 60CE BRA.S LOOPT3 ;ENDDO
2780 * ;*
2790 00215C 4CDF1300 END31 MOVEM.L (A7)+,A0-A1/A4 ;RESTORE REGISTERS
2800 002160 4E75 RTS

2820 *
2830 ** TEST 4 : WALKING 0
2840 * =====
2850 *
2860 * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
2870 * ----- D *
2880 * A *
2890 *
2900 * AD.L:= ADDRESS TEXT STRING4, INPUT PARAMETER PASSED
2910 * D2.B:= $7F INPUT PARAMETER PASSED
2920 *

2940 002162 48E72080 TEST4 MOVEM.L D2/A0,-(A7) ;SAVE ALTERED REGISTERS
2950 002166 E30E LSL.B #1,D6 ;IDENTIFIER MODULE 4
2960 002168 41FA03E2 LEA.L ERROR4,AD ;AD.L:= ADDRESS TEXT ERROR 4
2970 00216C 747F MOVEQ #$7F,D2 ;D2.B:=01111111
2980 00216E 612E BSR.S WALK ;CALLING SUBROUTINE WALK
2990 002170 4CDF0104 MOVEM.L (A7)+,D2/A0 ;RESTORE REGISTERS
3000 002174 4E75 RTS

3010 *
3020 ** TEST 5 : READ/WRITE (QUICK)
3030 * =====
3040 *
3050 * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
3060 * ----- D
3070 * A * *
3080 *

3100 002176 48E700C0 TEST5 MOVEM.L A0-A1,-(A7) ;SAVE ALTERED REGISTERS
3110 00217A E30E LSL.B #1,D6 ;IDENTIFIER MODULE 5
3120 00217C B3CA LOOPT5 CMPA.L A2,A1 ;DO WHILE A1<A2
3130 00217E 6218 BHI.S ENDS ;!

```

```

3140 002180 4211      CLR.B   (A1)          ;! MEMCA1]:=0
3150 002182 4AD1      TAS.B   (A1)          ;! R/M/W ;MEMCA1]:=$80
3160 002184 08510007    BCHG.B #7,(A1)       ;! MEMCA1]:=00
3170 002188 4A11      TST.B   (A1)          ;! IF MEMCA1] <> $00 THEN
3180 00218A 6708      BEQ.S   OKTS          ;! ! /* ERROR 5 */
3190 00218C 41FA03FF    LEA.L   ERRORS,AD  ;! ! AD.L:= ADDRESS TEXT ERS
3200 002190 610000B4    BSR     FAILURE        ;! ! /* PRINT.TEXT ERROR 5 */
3210 *                   *                   ;! ENDIF
3220 002194 5289      ADDQ.L #1,A1        ;! A1.L:=A1.L+1
3230 002196 60E4      BRA.S   LOOPTS        ;ENDO0
3240 002198 4CDF0300    ENDS    MOVEM.L (A7)+,AD-A1 ;RESTORE REGISTERS
3250 00219C 4E75      RTS                *
3260 *                   *                   *
3270 *                   ** WALKING PROCEDURE
3280 *                   =====
3290 *
3300 * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
3310 * ----- D * * * *
3320 *           A * *
3330 *
3340 * D2.B:=$80 ,AD.L:= ADDRESS TEXT ERROR2
3350 * OR
3360 * D2.B:=$7F ,AD.L:= ADDRESS TEXT ERROR4
3370 *

3390 00219E 48E7E8CD    WALK    MOVEM.L D0-D2/D4/AD-A1,-(A7)
3400 0021A2 B3CA      LWALK   CMPA.L A2,A1        ;DO WHILE A1=<A2
3410 0021A4 622E      BHI.S   ENDW          ;!
3420 0021A6 1811      MOVE.B  (A1),D4        ;! SAVE MEMCA1]
3430 0021A8 7207      MOVEQ   #8-1,D1        ;! D1.B:=07
3440 0021AA 1282      LWALK1 MOVE.B D2,(A1)      ;! FOR D2=N UNTIL 0 DO
3450 0021AC B411      CMP.B   (A1),D2        ;! ! MEMCA1]:=D2.B
3460 0021AE 671A      BEQ.S   OKTW          ;! ! IF MEMCA1] <> D2 THEN
3470 0021B0 2F08      MOVE.L  AD,-(A7)        ;! ! ! SAVE AD.L
3480 0021B2 610000DC    BSR     PDATA          ;! ! ! /* PRINT TEXT ERROR */
3490 0021B6 61000140    BSR     ADDRTEST        ;! ! ! /* ADDR.TEST ODD/EVEN */
3500 0021B8 204E      MOVE.L  A6,AD          ;! ! ! AD.L:= ADDR ODD/EVEN
3510 0021BC 61000002    BSR     PDATA          ;! ! ! /* PRINT ADDRESS */
3520 0021C0 2009      MOVE.L  A1,D0          ;! ! ! D0:=D0-D7/D8-D15
3530 0021C2 61000100    BSR     OUTHEX         ;! ! ! /* PRINT DO.L */
3540 0021C6 6112      BSR.S   DELAY          ;! ! ! /* DISPLAY DELAY */
3550 0021C8 205F      MOVE.L  (A7)+,AD        ;! ! ! RESTORE AD.L
3560 *                   *                   ;! ENDIF
3570 0021CA E21A      OKTW    ROR.B  #1,D2        ;!
3580 0021CC 51C9FFDC    DBRA   D1,LWALK1      ;! ENDFOR
3590 0021D0 12C4      MOVE.B  D4,(A1)+        ;! RESTORE MEMCA1];A1.L:=+1
3600 0021D2 60CE      BRA.S   LWALK          ;ENDDO
3610 0021D4 4CDF0317    ENDW    MOVEM.L (A7)+,D0-D2/D4/AD-A1
3620 0021D8 4E75      RTS                *

3640 *                   *
3650 *                   ** DELAY FOR DISPLAYING
3660 *                   =====
3670 *
3680 * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
3690 * -----D * * *
3700 *           A
3710 *

```

```

3730 00210A 48E70500    DELAY    MOVEM.L D5/D7,-(A7)      ;SAVE ALTERED REGISTERS
3740 0021DE 7AD4          MOVEQ   #5-1,D5
3750 0021E0 3E3CFFFF    LPT2     MOVE.W #FFFF,D7
3760 0021E4 51C0FFFF    LPT1     DBRA   D7,LPT1
3770 0021E8 51C0FFF6          DBRA   D5,LPT2
3780 0021EC 4CDF00AD    MOVEM.L (A7)+,D5/D7      ;RESTORE REGISTERS
3790 0021F0 4E75          RTS
3800 *
3810 ** GET ADDRESS OF KEYBOARD
3820 * =====
3830 * D2.B:= ERROR FLAG
3840 * D1.B:= COUNTER CHAR
3850 * D3.L:= ADDRESS
3860 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7
3870 *
3880 *           D * * *
3890 *           A

3910 0021F2 48E76000    INADD   MOVEM.L D1-D2,-(A7)      ;SAVE REGISTERS
3920 0021F6 42B3          CLR.L   D3
3930 0021F8 7205          MOVEQ   #6-1,D1
3940 0021FA 6112    LOOPAD  BSR.S  INMEX
3950 0021FC 4A02          TST.B   D2
3960 0021FE 6B08          BMI.S   ENDAD
3970 002200 E988          LSL.L   #4,D3
3980 002202 D680          ADD.L   D0,D3
3990 002204 51C9FFF4    DBRA   D1,LOOPAD
4000 002208 4CDF0006    ENDAD   MOVEM.L (A7)+,D1-D2      ;RESTORE REGISTERS
4010 00220C 4E75          RTS

4030 *
4040 ** GET ONE HEX CHARACTER
4050 * =====
4060 * IF D-9 OR A-F THEN CONVERTED BCD OTHERWISE D2.B:=$80 AND RETURN
4070 *

4090 00220E 610000A4    INMEX   BSR    INPUT1      ;GET ON HEX
4100 002212 61000094    BSR    OUTCH1     ;ECHO
4110 002216 0C000000    CMPI.B #CR,DO      ;IF CHAR=CR THEN
4120 00221A 6606          BNE.S  SUITEMEX
4130 00221C 08C20007    BSET.B #7,D2      ;! D2.B:=$80
4140 002220 6014          BRA.S  ENDMEX     ;! RETURN TO INADD
4150 *
4160 002222 04000030    SUITEMEX SUBI.B #'0',DO      ;! ASCII->BCD CONVERSION
4170 002226 47FAFFE6    LEA.L   INMEX,A3      ;! A3:= @ RETURN IF TRAP CHK
4180 00222A 41BC0016    CHK    #$16,DO      ;! IF CHAR < 0 OR > 9 THEN
4190 *          ;! ! /* TRAP CHK */
4200 *
4210 00222E 0C000009    CMPI.B #9,DO      ;! IF CHAR > 9 THEN
4220 002232 6F02          BLE.S  ENDMEX     ;! ! /* AJUST */
4230 002234 5F00          SUBQ.B #7,DO
4240 002236 4E75          ENDMEX RTS      ;ENDIF

4260 *
4270 ** TRAP CHK
4280 * =====

4300 002238 7007    CHECK   MOVEQ  #BEL,DO      ; BIP !!

```

```

4310 00223A 616C      BSR.S  OUTCH1          ; OUTPUT CHAR
4320 00223C 7008      MOVEQ #BS,DO          ; B.SPACE
4330 00223E 6168      BSR.S  OUTCH1          ;
4340 002240 2F4B0002   MOVE.L A3,2(A7)        ; STORE RETURN ADDRESS
4350 002244 4E73      RTE
4370 *
4380 ** PRINT TEXT STRING PROCEDURE
4390 * =====
4400 *
4420 002246 6148      FAILURE BSR.S PDATA       ; OUTPUT TEXT
4430 002248 2009      MOVE.L A1,DO          ; D0.L:= ADDRESS ERROR
4440 00224A 6178      BSR.S  OUTHEX         ; OUTPUT ADDRESS ERROR
4450 00224C 618C      BSR.S  DELAY          ; DISPLAYED DELAY
4460 00224E 4E75      RTS

4480 *
4490 ** PRINT THE "LINE" ADDRESS ERROR
4500 *
4510 * IF THERE IS A FAILURE ,THE SUBROUTINE EXECUTES AN "EXCLUSIVE OR" BETWEEN
4520 * THE TWO POINTERS (A4.L & A1.L).THE RESULT WILL BE A LOGICAL 1 IN EACH
4530 * BIT POSITION WHERE THERE WAS A FAILURE.
4540 *
4550 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7
4560 * -----D * * * * * *
4570 * *
4580 *

4600 002250 48E74480  TEST31  MOVEM.L D1/D5/A0,-(A7)    ;SAVE ALTERED REGISTERS
4610 002254 2209      MOVE.L A1,D1          ;D1.L:= ADDRESS ERROR
4620 002256 2A0C      MOVE.L A4,D5          ;D5.L:= ADDRESS ERROR
4630 002258 B385      EOR.L  D1,D5          ;D5.L⊕D1.L :=D5.L
4640 00225A 41FA02CE   LEA.L  ERROR31,A0        ;ADL.L:= ADDRESS TEXT ERROR
4650 00225E 6130      BSR.S  PDATA          ;PRINT TEXT
4660 002260 6106      BSR.S  BINARYADDR     ;CALLING OUTPUT BINARY ADR
4670 002262 4CDF0122   MOVEM.L (A7)+,AD/D1/D5    ;RESTORE REGISTERS
4680 002266 4E75      RTS
4690 *
4700 002268 48E7B400  BINARYADDR MOVEM.L D0/D2-D3/D5,-(A7)    ;SAVE ALTERED REGISTERS
4710 00226C 7407      MOVEQ #8-1,D2          ;NUMBER NYBBLE
4720 00226E 7603      RBIN1  MOVEQ #4-1,D3        ;NUMBER BIT
4730 002270 6100000C   BSR    SPACE          ;
4740 002274 103C0058   RBIN2  MOVE.B #'X',D0        ;D0.B:=$58
4750 002278 E38D      LSL.L  #1,05          ;
4760 00227A 6404      BCC.S  RBIN3          ;IF BIT=0 THEN
4770 00227C 103C0031   MOVE.B #'1',D0        ; ! /* 'X' DISPLAYED */
4780 002280 6126      RBIN3  BSR.S  OUTCH1        ; ELSE
4790 002282 51CBFFF0   DBRA   D3,RBIN2        ; ! /* '1' DISPLAYED *
4800 002286 51CAFFE6   DBRA   D2,RBIN1        ; ENDIF
4810 00228A 4CDF0020   MOVEM.L (A7)+,D0/D2-D3/D5
4820 00228E 4E75      RTS
4840 *
4850 ** PRINT TEXT STRING OF CHARACTERS
4860 *
4870 *
4880 * MODIFIES REGISTERS: 0 1 2 3 4 5 6 7

```

```

4890          * -----D *
4900          *           A *

4920 002290 48E78080    PDATA   MOVEM.L AD/DD,-(A7)      ;SAVE ALTERED REGISTERS
4930 002294 1018        PDATA1  MOVE.B (AD)+,DD
4940 002296 0C000004    CMP1.B #EOT,DD
4950 00229A 6704        BEQ.S  ENDPD
4960 00229C 610A        BSR.S  OUTCH1
4970 00229E 60F4        BRA.S  PDATA1
4980 0022AD 2C48        ENDPD   MOVE.L AD,A6
4990 0022A2 4CDF0101    MOVEM.L (A7)+,AD/DD
5000 0022A6 4E75        RTS

5010          *
5020          ** TEST ACIA 6850 READY FOR TRANSMIT
5030          *
5040          *
5050 0022A8 08150001    OUTCH1 BTST.B #1,(A5)      ; DO WHILE TDRE =0
5060 0022AC 67FA        BEQ.S  OUTCH1
5070 0022AE 1B400002    MOVE.B DD,2(A5)      ; ! /* READ STATUS */
5080 0022B2 4E75        RTS
5090          *
5100          ** INCHNP GETS DD CHAR (NO PARITY)
5110          *
5120          *
5130 0022B4 08150000    INPUT1  BTST.B #0,(A5)      ; DO WHILE RDRE =0
5140 0022B8 67FA        BEQ.S  INPUT1
5150 0022B8 10200002    MOVE.B 2(A5),DD
5160 0022B8 E200007F    ANDI.B #$7F,DD
5170 0022C2 4E75        RTS
5180          *
5190          ** OUTPUT "FAILED ADDRESS" ON THE CONSOLE
5200          *
5210          * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
5220          * -----D * * *
5230          *           A
5240          *
5250 0022C4 48E70000    OUTHEX  MOVEM.L DD-D1/D3,-(A7)      ;SAVE ALTERED REGISTER
5260 0022C8 7207        MOVEQ   #8-1,D1
5270 0022CA 2600        MOVE.L  DD,D3
5280 0022CC E998        LOOPOUT ROL.L  #4,D3
5290 0022CE 2003        MOVE.L  D3,DD
5300 0022D0 0200000F    ANDI.B #$F,DD
5310 0022D4 06000030    ADDI.B #10',DD
5320 0022D8 00000039    CMP1.B #19',DD
5330 0022DC 6302        BLS.S   ASCIIICH
5340 0022DE 5E00        ADDQ.B #7,DD
5350 0022E0 61C6        ASCIICH BSR.S  OUTCH1
5360 0022E2 51C9FFE8    DBRA   D1,LOOPOUT
5370 0022E6 4CDF0008    MOVEM.L (A7)+,DD-D1/D3
5380 0022EA 4E75        RTS
5400          *
5410          ** STOPPING 68000 MICROPROCESSOR
5420          *
5430          *

5450 0022EC 41FA02E0    STOPPING LEA.L TEXTRST,AD
5460 0022F0 619E        BSR.S  PDATA
5470 0022F2 4E722700    STOPPED1 STOP   #$2700

```

```

5480 0022F6 60FA          BRA.S    STOPPED1

5500          *
5510          ** TEST : ADDRESS ERROR
5520          * =====
5530          *
5540          * IF ADDRESS ODD (UDS) THEN DATA BUS IS D8-D15
5550          * IF ADDRESS EVEN(LDS) THEN DATA BUS IS D0-D7
5560          *
5570          * MODIFIES REGISTERS: D 1 2 3 4 5 6 7
5580          * -----D * * *
5590          *           A
5600          *

5620 0022F8 48E7D000  ADDRTEST MOVEM.L D0-D1/D3,-(A7)      ;SAVE ALTERED REGISTERS
5630 0022FC 1001          MOVE.B  D1,00      ;SAVE ERROR POSITION
5640 0022FE 2609          MOVE.L   A1,D3      ;D3.L:= ADDRESS ON ERROR
5650 002300 08030000      BTST.B #0,D3      ;IF ADDRESS EVEN THEN
5660 002304 6628          BNE.S   000
5670 002306 5040          ADDQ    #8,00      ;! /* ADJUSTMENT D8-D15 */
5680 002308 0C000009      CMPI.B #9,00      ;! IF DIGIT >=9 THEN
5690 00230C 6F20          BLE.S   0DD
5700 00230E 0400FFFA      SUBI.B #-6,00      ;! ! /* DECIMAL AJUST */
5710 002312 1600          MOVE.B  D0,D3      ;! ! D3.B:=D0.B
5720 002314 7201          MOVEQ   #2-1,D1      ;! ! D1.B:=1
5730 002316 E91B          EVEN    ROL.B   #4,D3      ;! ! REPEAT
5740 002318 2003          MOVE.L   D3,00      ;! ! D0.L:=D3.L
5750 00231A 0200000F      ANDI.B #$F,00      ;! ! MASQ MSB DIGIT
5760 00231E 06000030      ADDI.B #'0',00      ;! ! BCD->ASCII CONVERSION
5770 002322 6184          BSR.S   OUTCH1
5780 002324 51C9FFFO      DBRA   D1,EVEN      ;! ! OUTPUT DIGIT
5790 002328 4CDF000B      EXITADR MOVEM.L (A7)+,D0-D1/D3      ;! ENDIF
5800 00232C 4E75          RTS    ;!
5810 00232E 610E          ODD    BSR.S   SPACE      ;ELSE
5820 002330 0200000F      ANDI.B #$F,00      ;! /* OUTPUT SPACE */
5830 002334 06000030      ADDI.B #'0',00      ;! /* MASQ MSB DIGIT */
5840 002338 6100FF6E      BSR    OUTCH1      ;! /* BCD->ASCII CONV */
5850 00233C 60EA          BRA.S   EXITADR      ;! /* OUTPUT DIGIT */
5860          *
5880          *
5890          ** PRINT SPACE
5900          * =====
5910          * MODIFY REGISTER: D0
5920          *

5940 00233E 2F00          SPACE   MOVE.L  D0,-(A7)      ;SAVE D0
5950 002340 7020          MOVEQ   #SPC,D0      ;
5960 002342 6100FF64      BSR    OUTCH1      ;
5970 002346 201F          MOVE.L  (A7)+,D0      ;RESTORE D0
5980 002348 4E75          RTS    ;!

6000          *
6010          ** ACIA 6850 INTERRUPT
6020          * =====
6030          *
6040 00234A 10200002      IRQ6850 MOVE.B  2(A5),D0      ;
6050 00234E 41FA0303      LEA.L   TEXTIRQ,A0      ;
6060 002352 6100FF3C      BSR    PDATA       ;

```

```

6070 002356 4E722100      STOP    #$2100          ; LEVEL 1 ACIA MASQ
6080 00235A 4E73          RTE     ;
6100
6110 * ** SPURIOUS INTERRUPT
6120 * =====
6130 *
6140 00235C 41FA0320      SPURIOUSIRQ LEA.L TEXTSPURIOUS,AD ;
6150 002360 6100FF2E      BSR     PDATA           ;
6160 002364 4E73          RTE     ;
6180
6190 * ** LEVEL 7 INTERRUPT
6200 * =====
6210 *
6230 002366 41FA0344      LEVEL7IRQ LEA.L TEXTLEVEL7,AD ;
6240 00236A 6100FF24      BSR     PDATA           ;
6250 00236E 4E73          RTE     ;
6270
6280 * ** BUS ERROR AND ADDRESS ERROR PROCEDURE
6290 * =====
6300 *
6310 * CASE
6320 *
6330 * ! IF BUS ERROR OR ADDRESS ERROR DURING TEST1 THEN EXECUTE TEST2
6340 * ! IF BUS ERROR OR ADDRESS ERROR DURING TEST2 THEN EXECUTE TEST3
6350 * ! IF BUS ERROR OR ADDRESS ERROR DURING TEST3 THEN EXECUTE TEST4
6360 * ! IF BUS ERROR OR ADDRESS ERROR DURING TEST4 THEN EXECUTE TESTS
6370 * ! IF BUS ERROR OR ADDRESS ERROR DURING TESTS THEN END
6380 *
6390 * OTHERWISE
6400 * ! /* ERROR STOPPING 68000 MICROPROCESSOR */
6410 *
6420 * ENDCASE
6430 *
6440 *
6450 002370 41FA02B4      ERRORBUS LEA.L TEXTBUS,AD ;
6460 002374 6100FF1A      BSR     PDATA           ;
6470 002378 202F0002      MOVE.L 2(A7),D0          ;RESTORE ADDRESS ERROR
6480 00237C 6100FF46      BSR     OUTHEX         ;PRINT ADDRESS ERROR
6490 002380 6100FE58      BSR     DELAY           ;DISPLAYED DELAY
6500 002384 1C06          MOVE.B  D6,D6          ;REGISTER CCR POSITIONED
6510 002386 6742          BEQ.S   OTHERWISE        ;ERROR STOPPED 68000
6520 002388 44C6          MOVE.B  D6,CCR         ;CCR:=D6.B
6530 00238A 650C          BCS.S   MODULE1        ;ERROR DURING TEST1
6540 00238C 6914          BVS.S   MODULE2        ;ERROR DURING TEST2
6550 00238E 671C          BEQ.S   MODULE3        ;ERROR DURING TEST3
6560 002390 6B24          BMI.S   MODULE4        ;ERROR DURING TEST4
6570 002392 6020          BRA.S   MODULE5        ;ERROR DURING TEST5
6580 002394 508F          EXITBA ADD.L  #8,A7        ;NO GOOD BUT !!!
6590 002396 4E73          RTE     ;
6600 *
6610 002398 47FAFD74      MODULE1 LEA.L  TEST2,A3      ;
6620 00239C 2F4B000A      MOVE.L  A3,10(A7)       ;RETURN EXECUTE TEST 2
6630 0023A0 60F2          BRA.S   EXITBA        ;
6640 *

```

```

6650 0023A2 47FAFD80 MODULE2 LEA.L TEST3,A3      ;
6660 0023A6 2F4B000A     MOVE.L A3,10(A7)    ;RETURN EXECUTE TEST 3
6670 0023AA 60E8         BRA.S EXITBA      ;
6680   *
6690 0023AC 47FAFD84 MODULE3 LEA.L TEST4,A3      ;
6700 0023B0 2F4B000A     MOVE.L A3,10(A7)    ;RETURN EXECUTE TEST 4
6710 0023B4 60DE         BRA.S EXITBA      ;
6720   *
6730 0023B6 47FAFD8E MODULE4 LEA.L TEST5,A3      ;
6740 0023B8 2F4B000A     MOVE.L A3,10(A7)    ;RETURN EXECUTE TEST 5
6750 0023B8 60D4         BRA.S EXITBA      ;
6760   *
6770 0023C0 47FAFCDA MODULE5 LEA.L ENDTEST,A3    ;
6780 0023C4 2F4B000A     MOVE.L A3,10(A7)    ;END TEST
6790 0023C8 60CA         BRA.S EXITBA      ;
6800   *
6810 0023CA 47FAFF20 OTHERWISE LEA.L STOPPING,A3  ;
6820 0023CE 2F4B000A     MOVE.L A3,10(A7)    ;ERROR STOPPING 68000
6830 0023D2 60CD         BRA.S EXITBA      ;

```

```

6850   *
6860   * TEXTS
6870   * ====
6880   *
6890 0023D4 1B ADDRBEGIN DC.B $18,$45,$1B,$68
6900 0023D8 40           DC.B 'MEMORY TESTS : (C) 1984 BY MICROPROCESS ,INC '
6910 002405 1B           DC.B '$18,$69,LF,LF,LF,CR
6920 00240C 50           DC.B 'PRESS ANY KEY TO STOP PROGRAM '
6930 002420 0A           DC.B LF,LF,LF,CR
6940 002431 20           DC.B / BEG ADDRESS ----> :
6950 00244E 04           DC.B EOT
6960 00244F 0A           ADDRENDC DC.B LF,CR
6970 002451 20           DC.B / END ADDRESS ----> :
6980 00246E 04           DC.B EOT
6990 00246F 0A           ERROR1 DC.B LF,LF,CR
7000 002472 20           DC.B / IT'S IMPOSSIBLE TO WRITE "0"
7010 002498 20           DC.B / IN ====> /
7020 0024AC 04           DC.B EOT
7030 0024AD 0A           ERROR2 DC.B LF,CR
7040 0024AF 20           DC.B / IT'S IMPOSSIBLE TO CARRY "1" IN D'
7050 0024D8 04           DC.B EOT
7060 0024D9 20           DC.B / IN ====> /
7070 0024EB 04           DC.B EOT
7080 0024EC 0A           ERROR3D DC.B LF,CR
7090 0024EE 20           DC.B / IT'S IMPOSSIBLE TO WRITE "1"      '
7100 002517 20           DC.B / IN ====> '
7110 002529 04           DC.B EOT
7120 00252A 0A           ERROR31 DC.B LF,CR
7130 00252C 20           DC.B / ADDRESS// ERRORS ====> '
7140 00254B 04           DC.B EOT
7150 00254C 0A           ERROR4 DC.B LF,CR
7160 00254E 20           DC.B / IT'S IMPOSSIBLE TO CARRY "0" IN D'
7170 002577 04           DC.B EOT
7180 002578 20           DC.B / IN ====> '
7190 00258C 04           DC.B EOT
7200 002580 0A           ERROR5 DC.B LF,CR
7210 00258F 20           DC.B / TIMING// PROBLEMS

```

```

7220 0025B6 20      DC.B   '           IN ===> '
7230 0025C0 04      DC.B   EOT
7240 0025CE 0A      TEXTRST DC.B   LF,CR
7250 0025D0 20      DC.B   '           PRESS ON RESET TO QUIT
7260 0025F5 04      DC.B   EOT
7270 0025F6 0A      STRING65 DC.B   LF,LF,LF,LF,CR
7280 0025FB 20      DC.B   '           END MEMORY TESTS
7290 002622 0A      DC.B   LF,LF,CR,EOT
7300 002626 0A      TEXTBUS DC.B   LF,CR
7310 002628 20      DC.B   '           BUS ERROR OR ADDRESS ERROR
7320 002652 04      DC.B   EOT
7330 002653 0A      TEXTIRQ DC.B   LF,LF,CR
7340 002656 20      DC.B   '           PRESS ON ABORT TO CONTINUE
7350 002670 04      DC.B   EOT
7360 00267E 0A      TEXTSPURIOUS DC.B LF,CR
7370 002680 20      DC.B   '           SPURIOUS INTERRUPT !!!
7380 0026A9 0A      DC.B   LF,CR,EOT
7390 0026AC 0A      TEXTLEVEL7 DC.B LF,CR
7400 0026AE 20      DC.B   '           TESTS PROGRAM RUNNING
7410 0026CF 0A      DC.B   LF,EOT
7420 0026D1 0A      STRING61 DC.B   LF,LF,CR,SP,SP,SP,SP,SP,SP,SP,SP
7430 0026DC 20      DC.B   '           E N D   O F   T E S T 1
7440 002705 0A      DC.B   LF,LF,CR
7450 002708 20      DC.B   '           DO YOU WANT CONTINUE THE TEST ? (Y/N)
7460 00273A 04      DC.B   EOT
7470 00273B 0A      STRING62 DC.B   LF,LF,CR,SP,SP,SP,SP,SP,SP,SP,SP
7480 002746 20      DC.B   '           E N D   O F   T E S T 2
7490 00276F 0A      DC.B   LF,LF,EOT
7500 002772 0A      STRING63 DC.B   LF,LF,CR,SP,SP,SP,SP,SP,SP,SP,SP
7510 002770 20      DC.B   '           E N D   O F   T E S T 3
7520 0027A6 0A      DC.B   LF,LF,EOT
7530 0027A9 0A      STRING64 DC.B   LF,LF,CR,SP,SP,SP,SP,SP,SP,SP,SP
7540 0027B4 20      DC.B   '           E N D   O F   T E S T 4
7550 0027D0 0A      DC.B   LF,LF,EOT
7560 0027E0 000000C8 DS.L   50
7570     000028A8 STACK  EQU   *
7580                           END

```

***** TOTAL ERRORS 0-- 0

SYMBOL TABLE - APPROXIMATELY 415 SYMBOL ENTRIES LEFT

ABORTIT	00007C ADDERROR	00000C ADDRACIA	01F9E9 ADDRBEGI	0023D4
ADOREND	00244F ADDRFL	0020E2 ADDRTEST	0022F8 ASCIIICH	0022E0
BEGIN	002000 BEL	000007 BINARYAD	002268 BS	000008
BUSERROR	000008 CHECK	002238 CR	000000 DELAY	00210A
END3	002148 END31	00215C END32	002158 END5	002198
ENDAD	002208 ENDMEX	002236 ENOPD	0022A0 ENDT1	002108
ENDTEST	00209C ENDW	002104 EOT	000004 ERROR1	00246F
ERROR2	00244D ERROR30	0024EC ERROR31	00252A ERROR4	00254C
ERRORS	002580 ERRORBUS	002370 EVEN	002316 EXITADR	002328
EXITBA	002394 FAILURE	002246 INA0D	0021F2 INITACIA	0020A2
INITIRQ	00208A INNMEX	00220E INPUT1	0022B4 INPUTHEX	0020C0
IRQ685D	00234A IRQACIA	000064 LEVELTIR	002366 LF	00000A
LOOP	002012 LOOP1	002080 LOOPAD	0021FA LOOPOUT	0022CC
LOPTP1	0020F2 LOOPT3	00212A LOOPT5	00217C LPT1	0021E4
LPT2	0021E0 LWALK	0021A2 LWALK1	0021AA MODULE1	002398

MODULE2	0023A2 MODULE3	0023AC MODULE4	0023B6 MODULE5	0023C0
0DD	00232E OKT3	002154 OKTS	002194 OKTST1	002104
OKTW	0021CA OTHERWIS	0023CA OUTCH1	0022A8 OUTHEX	0022C4
PDATA	002290 PDATA1	002294 RBIN1	00226E RBIN2	002274
RBIN3	002280 SPACE	00233E SPC	000020 SPURIOUS	000060
SPURIOUS	00235C STACK	0028A8 START	000004 STOPPED1	0022F2
STOPPING	0022EC STRING1	002601 STRING2	002738 STRING3	002772
STRING4	0027A9 STRINGS	0025F6 SUITEMEX	002222 TEST1	0020EC
TEST2	00210E TEST3	002124 TEST31	002250 TEST4	002162
TEST5	002176 TEXTBUS	002626 TEXTIRQ	002653 TEXTLEVE	0026AC
TEXTRST	0025CE TEXTSPUR	00267E TRAPCHEK	000018 WALK	00219E

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS -----> 7800
 ENDING ADDRESS -----> 7804

E N D O F T E S T 1

DO YOU WANT CONTINUE THE TEST ? (Y/N) Y
 IT'S IMPOSSIBLE TO CARRY "1" IN D 7 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 6 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 5 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 4 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 2 3? IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 1 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 0 IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "1" IN D 7 odd IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 6 addresses IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 5 IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 4 IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 2 3? IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 1 IN ====> 00007803
 IT'S IMPOSSIBLE TO CARRY "1" IN D 0 IN ====> 00007803

E N D O F T E S T 2

E N D O F T E S T 3

IT'S IMPOSSIBLE TO CARRY "0" IN D 3 line IN ====> 00007801
 IT'S IMPOSSIBLE TO CARRY "0" IN D 3 fault IN ====> 00007803

E N D O F T E S T 4

END MEMORY TESTS

PRESS ON RESET TO QUIT

Crash occurs because a data bus line is down (odd address LDS = 0; UDS = 1).

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS -----> 7800
ENDING ADDRESS -----> 7802

E N D O F T E S T 1

DO YOU WANT CONTINUE THE TEST ? (Y/N) Y

IT'S IMPOSSIBLE TO CARRY "1" IN D11 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "1" IN D11 IN ----> 00007802

E N D O F T E S T 2 line fault

IT'S IMPOSSIBLE TO WRITE "1" IN ----> 00007800

PRESS ON ABORT TO CONTINUE program stopped via keyboard
TESTS PROGRAM RUNNING level 7 interrupt

E N D O F T E S T 3

IT'S IMPOSSIBLE TO CARRY "0" IN D15 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D14 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D13 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D12 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D10 11? IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D 9 IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D 8 even IN ----> 00007800
IT'S IMPOSSIBLE TO CARRY "0" IN D15 addresses IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D14 IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D13 IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D12 IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D10 11? IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D 9 IN ----> 00007802
IT'S IMPOSSIBLE TO CARRY "0" IN D 8 IN ----> 00007802

E N D O F T E S T 4

TIMING PROBLEMS IN ----> 00007800
TIMING PROBLEMS IN ----> 00007802

E N D M E M O R Y T E S T S

PRESS ON RESET TO QUIT

Same program crash as in previous simulation, but this time at even
addresses (LDS = 1; UDS = 0).

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC .

Press any key to stop program

BEGINNING ADDRESS -----> 7800
ENDING ADDRESS -----> 7FFF

E N D O F T E S T 1

DO YOU WANT CONTINUE THE TEST ? (Y/N) Y

E N D O F T E S T 2

ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 X-XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 -1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 11XX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 1XXX

PRESS ON ABORT TO CONTINUE interrupt
TESTS PROGRAM RUNNING

ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 11XX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 X-XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 -1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 -1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX1 1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 1XXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 XXXX
ADDRESS'S	ERRORS	===== >	XXXX XXXX1 1XXX

Crash occurs because an address line is down

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS -----> 7800
ENDING ADDRESS -----> 7FFF

E N D O F T E S T 1

DO YOU WANT CONTINUE THE TEST ? (Y/N) Y

E N D O F T E S T 2

ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXX1 XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XX1X XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XX11 XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX X1XX XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX X1X1 XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX X11X XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX X111 XXXX
ADDRESS'S ERRORS =====> XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX XXXXX 1XXX XXXX
SPURIOUS INTERRUPT !!!

Several address lines are down

The VPA input of the 68000 is disconnected from the decoding logic of the ACIA 6850 circuit.

Two consequences are: address errors

pressing a key causes an interrupt (IRQ ACIA 6850)
leading to a spurious interrupt. In fact, recognition of the absence of the VPA signal on (autovectored) interrupt causes the 68000 to branch to the exception table at address \$60 ($24 \times 4 = 96_{10} = \60).

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS -----> 7800
ENDING ADDRESS -----> 7804

Z D Q E T E S T 1

DO YOU WANT TO CONTINUE THE TEST ? (Y/N) Y
IT'S IMPOSSIBLE TO CARRY "1" IN D 7 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 6 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 5 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 4 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 3 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 2 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 1 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 0 IN ====> 00007801
IT'S IMPOSSIBLE TO CARRY "1" IN D 7 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 6 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 5 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 4 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 3 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 2 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 1 IN ====> 00007803
IT'S IMPOSSIBLE TO CARRY "1" IN D 0 IN ====> 00007803

E N D O N T H E S T 2

IT'S IMPOSSIBLE TO WRITE "1" IN =====> 00007800
ADDRESS ERRORS =====> XXXX XXXX XXXX XXXX XXXX XXXX XXXX X1XX
IT'S IMPOSSIBLE TO WRITE "1" IN =====> 00007804

E N D O F T E S T 3

IT'S IMPOSSIBLE TO CARRY "0" IN D 7 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 6 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 5 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 4 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 3 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 2 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 1 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 0 IN =====> 00007801
IT'S IMPOSSIBLE TO CARRY "0" IN D 7 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 6 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 5 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 4 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 3 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 2 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 1 IN =====> 00007803
IT'S IMPOSSIBLE TO CARRY "0" IN D 0 IN =====> 00007803

END OF TEST 4

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS -----> 7804
ENDING ADDRESS -----> 7808

E N D O F T E S T 1

DO YOU WANT CONTINUE THE TEST ? (Y/N) Y

IT'S IMPOSSIBLE TO CARRY "1" IN D15	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D14	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D13	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D12	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D11	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D 9	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D 8	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "1" IN D15	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D14	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D13	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D12	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D11	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D 9	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D 8	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "1" IN D15	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D14	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D13	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D12	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D11	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D 9	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "1" IN D 8	IN =====>	00007808

E N D O F T E S T 2

IT'S IMPOSSIBLE TO WRITE "1"	IN =====>	00007804
ADDRESS'S ERRORS =====>	XXXX XXXX XXXX XXXX XXXX XXXX XXXX 11XX	
IT'S IMPOSSIBLE TO WRITE "1"	IN =====>	00007808

E N D O F T E S T 3

IT'S IMPOSSIBLE TO CARRY "0" IN D15	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D14	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D13	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D12	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D10	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D 9	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D 8	IN =====>	00007804
IT'S IMPOSSIBLE TO CARRY "0" IN D15	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D14	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D13	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D12	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D10	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D 9	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D 8	IN =====>	00007806
IT'S IMPOSSIBLE TO CARRY "0" IN D15	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "0" IN D14	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "0" IN D13	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "0" IN D12	IN =====>	00007808
IT'S IMPOSSIBLE TO CARRY "0" IN D10	IN =====>	00007808

MEMORY TESTS : (C) 1984 BY MICROPROCESS , INC

Press any key to stop program

BEGINNING ADDRESS ----->	7FFA	
ENDING ADDRESS ----->	8000	
BUS ERROR OR ADDRESS	ERROR	00008000
IT'S IMPOSSIBLE TO CARRY "1" IN D11	IN =====>	00007FFE
BUS ERROR OR ADDRESS	ERROR	00008000
BUS ERROR OR ADDRESS	ERROR	00008000
BUS ERROR OR ADDRESS	ERROR	00008000
BUS ERROR OR ADDRESS	ERROR	00008000
PRESS ON RESET TO QUIT		

A data line is down

There is no more RAM available from address \$8000 (no DTACK, therefore bus error)

Appendix 1 Memory Reference Instructions

Mnemonic	Function	Operation	Size	Assembler notation	Details
MOVE	Transfer source to destination	Src, dst	B/W/LW	MOVE.Size Src,dst	Insufficient memory to memory instructions, but the memory to register, register to memory and operand to memory modes are sufficient for most applications.
ADD	Add destination operand to source operand. Result in destination	Src, dst	B/W/LW	ADD.Size Src,dst	Impossible to ADD memory to memory.
SUB	Subtract destination operand from source operand. Result in destination	Src, dst	B/W/LW	SUB.Size Src,dst	Impossible to SUB memory to memory.
CMP	Compare destination with source	Src, dst	B/W/LW	CMP.Size Src,dst	Impossible to COMP memory to memory; dst is a Dn register.
AND	AND destination operand to source operand. Result in destination	Src, dst	B/W/LW	AND.Size Src,dst	Impossible to AND memory to memory. Src and dst cannot be an An register. Src can be immediate.
OR	Inclusive OR destination operand to source operand. Result in destination	Src, dst	B/W/LW	OR.Size Src,dst	Impossible to OR memory to memory. Src and dst cannot be an An register. Src can be immediate.
EOR	Exclusive OR destination operand to source operand. Result in destination	Src, dst	B/W/LW	EOR.Size Src,dst	Impossible to EOR memory to memory. Src and dst cannot be an An register. Src can be immediate.
CLR	Clear destination operand	dst	B/W/LW	CLR.Size dst	Destination cannot be an An register.
NEG	Two's complement of destination operand	dst	B/W/LW	NEG.Size dst	Destination cannot be an An register.
NEGX	Two's complement with extend bit of the destination operand	dst	B/W/LW	NEGX.Size dst	Destination cannot be an An register.
NOT	One's complement of destination operand	dst	B/W/LW	NOT.Size dst	Destination cannot be an An register.
TST	Compare operand with zero. CCR is set	dst	B/W/LW	TST.Size dst	Destination cannot be an An register.

Appendix 2 Special Memory Reference Instructions

Mnemonic	Function	Operation	Size	Assembler notation	Details
LEA	Load effective address	Src,An	LW	LEA Src,An	Whole register is affected by the instruction. CCR is not modified
PEA	Save effective address to stack	Src	LW	PEA Src	Src-> (SP)
MOVEP	Transfer from register Dn alternate even or odd addresses to memory block	Dn,dst	W/LW	MOVEP.L Dn,d (dst) or MOVEP	After transfer the data occupies alternate bytes in memory. Special 8-bit peripherals
MOVEP	Load Dn with data from memory block of even or odd addresses	Src,Dn	W/LW	MOVEP.L d(Src),Dn or MOVEP	Load data from alternate memory byte. Special 8-bit peripherals
MOVEM	Transfer multiple registers	regs,dst	W/LW	MOVEM.L regs,dst or MOVEM	List of registers can be written: D0-D5 means that registers D0 to D5 are transferred; D0/D5 that registers D0 and D5 are transferred
MOVEM	Load multiple registers	Src,regs	W/LW	MOVEM.L src,regs or MOVEM	If effective address (Src) is postincrement, only memory to register transfer is allowed
ADDX	Add destination operand with extend bit X to source operand. Result in destination	Src,dst	B/W/LW	ADDX.Size Dn,Dn1 or ADDX.Size -(An),-(An1)	Src and dst use data register or predecrement address modes
SUBX	Subtract destination operand with extend bit X from source operand. Result in destination	Src,dst	B/W/LW	SUBX.Size Dn,Dn1 or SUBX.Size -(An),-(An1)	Src and dst use data register or predecrement address modes
ABCD	Decimal addition with carry (bit X)	src,dst	B	ABCD Dn,Dn1 or ABCD -(An) - (An1)	Src and dst use data register or predecrement address modes
SBCD	Decimal subtraction with carry (bit X)	src,dst	B	SBCD Dn,Dn1 or SBCD -(An) - (An1)	Src and dst use data register or predecrement address modes

Appendix 2 Special Memory Reference Instructions (continued)

Mnemonic	Function	Operation	Size	Assembler notation	Details
NBCD	Destination operand and extension bit subtracted from zero	dst	B	NBCD dst	This instruction carries out the 10's complement if X = 0 or 9's if X = 1
MULS	Multiply two signed 16-bit operands to give 32-bit result	Src,Dn	W	MULS Src,Dn	Destination is always a Dn register. Src cannot be an address register
MULLU	Multiply two unsigned 16-bit operands to give 32-bit result	Src,Dn	W	MULLU Src,Dn	Destination is always a Dn register. Src cannot be an address register
DIVS*	Divide signed 32-bit by 16-bit operand to give 32-bit result. Quotient is LSB word; remainder is MSB of result	Src,Dn	W	DIVS Src,Dn	Destination is always a Dn register. Src cannot be an address register
DIVU*	Divide unsigned 32-bit by 16-bit operand to give 32-bit result. Quotient is LSB word; remainder is MSB of result	Src,Dn	W	DIVU Src,Dn	Destination is always a Dn register. Src cannot be an address register
BSET*	Test bit specified by destination operand. After test, bit is set to 1	numb,dest	B/LW	BSET.Size # numb,dst or BSET.Size Dn,dst	numb can be contents of a Dn register or an operand (# numb)
BCLR*	Test bit specified by destination operand. After test, bit is set to 0	numb,dest	B/LW	BCLR.Size # numb,dst or BCLR.Size Dn,dst	numb can be contents of a Dn register or an operand (# numb)
BCHG*	Test bit specified by operand, change its value and write complemented value in bit Z of CCR	numb,dest	B/LW	BCHG.Size # numb,dst or BCHG.Size Dn,dst	numb can be contents of a Dn register or an operand (# numb)
BTST*	Test bit specified by destination operand. After test, bit is unmodified	numb,dest	B/LW	BTST.Size # numb,dst or BTST.Size Dn,dst	numb can be contents of a Dn register or an operand (# numb)

Appendix 2 Special Memory Reference Instructions (continued)

Mnemonic	Function	Operation	Size	Assembler notation	Details
CMPM	Memory comparison by virtual subtraction of source from destination	Src,dst	B/W/LW	CMPM, Size (An)+, (An)+	Src and dst use exclusively post-increment address mode
CHK*	Test contents of a register	Src,Dn	W	CHK Src,Dn	If content of register <0 or greater than upper bound, processor executes trap CHK
TAS*	Test and set an operand	dst	B	TAS.B dst	Tests byte operand designated by dst. If dst = 0, MSB bit of dst is set to 1 (indivisible instruction)
SWAP	Exchanges the high order bits (16-31) with the low order bits (0-15) of a Dn register	Dn	L	SWAP Dn	
EXT*	Extends sign bit	Dn	W/LW	EXT Dn	If size is word, bit 7 is copied to bits 8 to 15. If size is long word, bit 15 is copied to bits 16 to 31
EXG	Exchanges contents of two registers	Xn,Xm (for Dn or An register)	LW	EXG Xn, Xm	Exchange between: data registers address registers data register/address register

*See detailed study

Appendix 3 Shift and Rotate Instructions

*See detailed study

Mnemonic	Function	Operation	Size	Assembler notation	Details
ASL*	Arithmetic shift left	Dm,Dn # cnt,Dn dst	B/W/LW	ASL.Size Dm,Dn ASL.Size # cnt,Dn ASL.W dst	Shift count contained in Dm (1 to 63). # cnt indicates total of shifts (1 to 8). Only 1 bit shift in dst
ASR*	Arithmetic shift right	Dm,Dn # cnt,Dn dst	B/W/LW	ASR.Size Dm,Dn ASR.Size # cnt,Dn ASR.W dst	Shift count contained in Dm (1 to 63). # cnt indicates total of shifts (1 to 8). Only 1 bit shift in dst
ROL*	Rotation to left	Dm,Dn # cnt,Dn dst	B/W/LW	ROL.Size Dm,Dn ROL.Size # cnt,Dn ROL.W dst	Rotation number is contained in Dm (1 to 63). # cnt indicates total of rotations (1 to 8). Only 1 bit rotation in dst
ROR*	Rotation to right	Dm,Dn # cnt,Dn dst	B/W/LW	ROR.Size Dm,Dn ROR.Size # cnt,Dn ROR.W dst	Rotation number is contained in Dm (1 to 63). # cnt indicates total of rotations (1 to 8). Only 1 bit rotation in dst
ROXL*	Rotate left with extend	Dm,Dn # cnt,Dn dst	B/W/LW	ROXL.Size Dm,Dn ROXL.Size # cnt,Dn ROXL.W dst	Same as ROL with extend bit included in rotation
ROXR*	Rotate right with extend	Dm,Dn # cnt,Dn dst	B/W/LW	ROXR.Size Dm,Dn ROXR.Size # cnt,Dn ROXR.W dst	Same as ROR with extend bit X included in rotation
LSL*	Logical shift to left	Dm,Dn # cnt,Dn dst	B/W/LW	LSL.Size Dm,Dn LSL.Size # cnt,Dn LSL.W dst	Shift count contained in Dm (1 to 63). # cnt indicates total of shifts. Only 1 bit shift in dst
LSR*	Logical shift to right	Dm,Dn # cnt,Dn dst	B/W/LW	LSR.Size Dm,Dn LSR.Size # cnt,Dn LSR.W dst	Shift count contained in Dm (1 to 63). # cnt indicates total of shifts. Only 1 bit shifts in dst

Appendix 4 Program Control Instructions

Mnemonic	Function	Operation	Size	Assembler notation	Details
JMP	Unconditional jump	addr		JMP addr	
JSR	Jump to subroutine	addr		JSR addr	
RTS	Return from subroutine			RTS	
RTR	Return and restore CCR			RTR	CCR register and program counter are recovered from stack
LINK*	Link to stack	An, # displacement		Link An, # displacement < 32768 < displacement < 32767 - 32767	
UNLK*	Unlink from stack	An		UNLK An	
BRA	Unconditional branch	addr 16	B/W	BRA displacement	If size is byte -128 < displacement < +127 If size is word -32768 < displacement < +32767
BSR	Branch to subroutine	addr 16	B/W	BSR displacement	If size is byte -128 < displacement < +127 If size is word -32768 < displacement < +32767
BCC	Branch if cc condition is true	addr 16	B/W	BCC displacement	If cc condition is true PC + displacement -> PC
DBCC*	Loop(s) primitive	Dn,addr 16	W	DBCC Dn,displacement	If cc is false Dn = 1 -> Dn, If Dn>>1, then PC + displacement -> PC Else NOP
SCC*	Set byte according to condition	dst	B	Scc,B dst	If cc condition is true 1's -> destination Else 0's -> destination

Appendix 4 Program Control Instructions (continued)

Mnemonic	Function	Operation	Size	Assembler notation	Details
MOVE	Transfers source to CCR register	Src,CCR	W	MOVE Src,CCR	Src uses all address modes except address register direct
MOVE	Transfers SR register to destination	SR,dst	W	MOVE SR,dst	dst uses all address modes except: address register direct, immediate, relative, relative to PC
OR.B	Inclusive OR between CCR and data specified by instruction	# data,CCR	B	OR.B # data,CCR	
EOR.B	Exclusive OR between CCR and data specified by instruction	# data,CCR	B	EOR.B # data,CCR	
AND.B	Logical AND between CCR and data specified by instruction	# data,CCR	B	AND.B # data,CCR	
MOVE	Transfers source to SR register	Src,SR	W	MOVE Src,SR	Src uses all address modes except address register direct.
OR	Inclusive OR between SR and data specified by instruction	# data,SR	W	OR # data,SR	Privileged instruction
AND	Logical AND between SR and data specified by instruction	# data,SR	W	AND # data,SR	Privileged instruction
EOR	Exclusive OR between SR and data specified by instruction	# data,SR	W	EOR # data,SR	Privileged instruction
MOVE	Transfers user stack pointer to An register	USP,An	LW	MOVE.L USP,An	Privileged instruction
MOVE	Transfers An register to user stack pointer	An,USP	LW	MOVE.L An,USP	Privileged instruction

Appendix 4 Program Control Instructions (continued)

Mnemonic	Function	Operation	Size	Assembler notation	Details
RTE	Return from exception			RTI	(SP) + -> SR (SP) + -> PC privileged instruction
STOP*	Load SR register with data specified by instruction. Then stop processor	# data		STOP # data	# data -> SR, then STOP privileged instruction
RESET	Output RESET line is set low for 124 clock cycles			RESET	privileged instruction
NOP	No operation occurs			NOP	
TRAP	Sequence branches to vector number shown by the instruction			TRAP # number	PC -> -(SSP) SR -> -(SSP) (vector) -> PC
TRAPV	Sequence branches if overflow indicator = 1			TRAPV	If V = 1, then PC -> -(SSP), SR -> -(SSP), (vector TRAPV) -> PC Else NOP

Appendix 5 PAL Devices

Advantages of Using PALS

Programmable array logic (or logic array) devices have a unique place in the world of logic design. Not only do they offer many advantages over conventional logic, such as TTL, they also provide many features not found anywhere else.

Special features of the PAL family include

Programmable replacement for conventional TTL logic.

Help to reduce IC inventories substantially and simplify their control.

Reduce chip count by at least 4 to 1.

Simplify and speed up prototyping and board layout.

Save space with 20-pin and 24-pin DIP packages.


High speed, 15 ns being a typical propagation delay.

Programmed on standard PROM programmers.


Programmable tristate outputs.

Special feature eliminates the possibility of copying by competitors.


16R4

QUAD 16 INPUT REGISTERED
AND-OR ARRAY


16R4



(Courtesy of Monolithic Memories)




(Courtesy of Monolithic Memories)



(Courtesy of Monolithic Memories)

Application


Zilog 8500 Interface with the 68000 Microprocessor



(Courtesy of Monolithic Memories)

**Interface Controller for 68000 μ P
to Zilog 8500 Peripherals**

Logic Diagram PAL20X10



(Courtesy of Monolithic Memories)

Macmillan Computer Science Series

Consulting Editor:
Professor F.H. Sumner,
University of Manchester

Conceived and produced by Motorola, and now manufactured as second source by several other companies, the 68000 microprocessor has emerged as one of the most useful and versatile 16-bit microprocessors. This book deals with both hardware and software aspects of the 68000 family, and the author, a practising engineer, has included many programming exercises that will appeal both to the student and to the qualified engineer.

In addition a number of examples of circuits are included which illustrate the use of the 68000 with programmable array logic devices.

Apart from the generally comprehensive coverage, the book will be of special interest to the engineer because of its detailed attention to high level instructions such as LINK, UNLK, CHK and TAS.

Patrick Jaulent is head of the microprocessors and systems training department of Microprocess, a French IT company based in Puteaux.

D4	1
D3	2
D2	3
D1	4
D0	5
AS	6
UDS	7
LDS	8
R/W	9
DTACK	10
BG	11
BGACK	12
BR	13
V _{cc}	14
CLK	15
GND	16
HALT	17
RESET	18
VMA	19
E	20
VPA	21
BERR	22
IPL2	23
IPL1	24
IPL0	25
FC2	26
FC1	27
FC0	28
A1	29
A2	30
A3	31
A4	32